T
Tyler Sorensen
Researcher at University of California, Santa Cruz
Publications - 38
Citations - 495
Tyler Sorensen is an academic researcher from University of California, Santa Cruz. The author has contributed to research in topics: Compiler & Software portability. The author has an hindex of 11, co-authored 33 publications receiving 385 citations. Previous affiliations of Tyler Sorensen include Imperial College London & University College London.
Papers
More filters
Proceedings ArticleDOI
GPU Concurrency: Weak Behaviours and Programming Assumptions
Jade Alglave,Mark Batty,Alastair F. Donaldson,Ganesh Gopalakrishnan,Jeroen Ketema,Daniel Poetzl,Tyler Sorensen,John Wickerson +7 more
TL;DR: A model of Nvidia GPU hardware is proposed, which correctly models every behaviour witnessed in the authors' experiments, and is a variant of SPARC Relaxed Memory Order (RMO), structured following the GPU concurrency hierarchy.
Proceedings ArticleDOI
Automatically comparing memory consistency models
TL;DR: This work shows how to solve analogous constraints over program executions, and then construct programs that satisfy the original constraints, and develops and validate a new MCM for NVIDIA GPUs that supports a natural mapping from OpenCL.
Proceedings ArticleDOI
Portable inter-workgroup barrier synchronisation for GPUs
TL;DR: An occupancy discovery protocol is presented that dynamically discovers a safe estimate of the occupancy for a given GPU and kernel, allowing for a starvation-free (and hence, deadlock-free) inter-workgroup barrier by restricting the number of workgroups according to this estimate.
Proceedings ArticleDOI
Exposing errors related to weak memory in GPU applications
TL;DR: The results show that applications that rarely or never exhibit errors related to weak memory when executed natively can readily exhibit these errors when executed in the testing environment.
Proceedings ArticleDOI
The semantics of transactions and weak memory in x86, Power, ARM, and C++
TL;DR: This work aims to clarify the interplay between weak memory and TM by extending existing axiomatic weak memory models with new rules for TM with a key finding that a proposed TM extension to ARMv8 currently being considered within ARM Research is incompatible with lock elision without sacrificing portability or performance.