V
Vivek Tiwari
Researcher at Intel
Publications - 59
Citations - 6792
Vivek Tiwari is an academic researcher from Intel. The author has contributed to research in topics: Power optimization & Software. The author has an hindex of 26, co-authored 52 publications receiving 6735 citations. Previous affiliations of Vivek Tiwari include Princeton University.
Papers
More filters
Book ChapterDOI
Instruction level power analysis and optimization of software
TL;DR: This paper describes an alternative, measurement based instruction level power analysis approach that provides an accurate and practical way of quantifying the cost of software development in terms of power consumption.
Journal ArticleDOI
Guarded evaluation: pushing power management to logic synthesis/design
TL;DR: This paper describes an approach termed guarded evaluation, which is an implementation of this idea to automatically determine the parts of the circuit that can be disabled on a per-clock-cycle basis and indicates substantial power savings and the strong potential for a large number of benchmark circuits.
Proceedings ArticleDOI
Microarchitectural simulation and control of di/dt-induced power supply voltage variation
TL;DR: It is shown that a significant reduction in power supply voltage variation may be achieved with little performance loss or average power increase, and the same technique can be implemented in logic on the microprocessor die to enable real-time computation of current consumption and power supply Voltage.
Proceedings ArticleDOI
Power analysis of embedded software: a first step towards software power minimization
TL;DR: A power analysis technique is developed that has been applied to two commercial microprocessors—Intel 486DX2 and Fujitsu SPARClite 934 and can be employed to evaluate the power cost of embedded software and also be used to search the design space in software power optimization.
Proceedings ArticleDOI
Power analysis of a 32-bit embedded microcontroller
Vivek Tiwari,Mike Tien-Chien Lee +1 more
TL;DR: The application of this technique for a comprehensive instruction-level power analysis of a commercial 32-bit RISC-based embedded microcontroller and the salient results of the analysis and the basic instruction- level power model are described.