scispace - formally typeset
W

Willy Zwaenepoel

Researcher at University of Sydney

Publications -  230
Citations -  18259

Willy Zwaenepoel is an academic researcher from University of Sydney. The author has contributed to research in topics: Shared memory & Distributed shared memory. The author has an hindex of 63, co-authored 227 publications receiving 17666 citations. Previous affiliations of Willy Zwaenepoel include Rice University & École Polytechnique Fédérale de Lausanne.

Papers
More filters
Journal ArticleDOI

TreadMarks: shared memory computing on networks of workstations

TL;DR: This work discusses the experience with parallel computing on networks of workstations using the TreadMarks distributed shared memory system, which allows processes to assume a globally shared virtual memory even though they execute on nodes that do not physically share memory.
Proceedings ArticleDOI

Implementation and performance of Munin

TL;DR: This work evaluates the implementation of Munin and describes the execution of two Munin programs that achieve performance within ten percent of message passing implementations of the same programs.
Proceedings Article

TreadMarks: distributed shared memory on standard workstations and operating systems

TL;DR: A performance evaluation of TreadMarks running on Ultrix using DECstation-5000/240's that are connected by a 100-Mbps switch-based ATM LAN and a 10-Mbps Ethernet supports the contention that, with suitable networking technology, DSM is a viable technique for parallel computation on clusters of workstations.
Journal ArticleDOI

eNVy: a non-volatile, main memory storage system

TL;DR: NVy as mentioned in this paper is a large non-volatile main memory storage system built primarily with Flash memory, which presents its storage space as a linear, memory mapped array rather than as an emulated disk in order to provide an efficient and easy to use software interface.
Proceedings ArticleDOI

Lazy release consistency for software distributed shared memory

TL;DR: Lazy release consistency is a new algorithm for implementing release consistency that lazily pulls modifications across the interconnect only when necessary, which reduces both the number of messages and the amount of data transferred between processors.