秀
秀勝 小野瀬
Publications - 6
Citations - 162
秀勝 小野瀬 is an academic researcher. The author has contributed to research in topics: Layer (electronics) & Semiconductor. The author has an hindex of 5, co-authored 6 publications receiving 162 citations.
Papers
More filters
Patent
Drive circuit of switching element
TL;DR: In this paper, a gate drive circuit of a switching element in which a soft interruption function is operated upon detecting short circuit and dielectric breakdown can be prevented even if a narrow width pulse is inputted.
Patent
Schottky barrier diode
Katsunori Asano,Tomomoto Hayashi,Saburo Oikawa,Toshiyuki Ono,Hidekatsu Onose,Yoshitaka Sugawara,Tsutomu Yao,勉 八尾,三郎 及川,俊之 大野,秀勝 小野瀬,智基 林,勝則 浅野,良孝 菅原 +13 more
TL;DR: In this article, a Schottky barrier diode with high breakdown voltage and a large current where a leakage current in an opposite direction is reduced by forming a second conductivity type first surface layer with large depth and mutual interval and a secondconductivity type second surface layer of second SiC semiconductor substrate on the main surface of a first conductivity-type SiC polysilicon substrate.
Patent
Sic schottky diode
Katsunori Asano,Tomomoto Hayashi,Toshiyuki Ono,Hidekatsu Onose,Yoshitaka Sugawara,Tsutomu Yao,勉 八尾,俊之 大野,秀勝 小野瀬,智基 林,勝則 浅野,良孝 菅原 +11 more
TL;DR: In this article, a SiC Schottky diode with a reverse voltage stop characteristic is presented, which is improved without increasing voltage drop at conducting current in the forward direction and withstand voltage and has current heavy.
Patent
Semiconductor switching element
TL;DR: In this article, the authors proposed a parallel-plate single-crystal silicon carbide semiconductor substrate with main surfaces on its top and bottom sides, a low-resistance n+-type drain layer 2 and an n--type drift layer 3 having higher resistance than the layer 2 has are laminated upon another.
Patent
Electrostatic induction transistor
TL;DR: In this paper, an n-type buffer with relatively high concentration is made along one edge of a drift layer (voltage holding region) arrayed in which a thin n-layer (n column layer) 31 and a p-layer 32 are arrayed adjacent to each other with high concentration.