scispace - formally typeset
Y

Yaser Jararweh

Researcher at Jordan University of Science and Technology

Publications -  324
Citations -  8851

Yaser Jararweh is an academic researcher from Jordan University of Science and Technology. The author has contributed to research in topics: Cloud computing & Computer science. The author has an hindex of 44, co-authored 297 publications receiving 6045 citations. Previous affiliations of Yaser Jararweh include University of Arizona & Pennsylvania State University.

Papers
More filters
Journal ArticleDOI

Fake Reviews Detection: A Survey

TL;DR: In this paper, a survey of the state-of-the-art techniques for fake review detection is presented, summarizing and analyzing the existing techniques critically to identify gaps based on traditional statistical machine learning and deep learning methods.
Journal ArticleDOI

A GPU-based implementations of the fuzzy C-means algorithms for medical image segmentation

TL;DR: In this paper, a faster variant of the FCM algorithm, brFCM, was implemented on two different GPU cards, Tesla M2070 and Tesla K20m, for lung CT and knee MRI image segmentation.
Proceedings ArticleDOI

Blockchain Solution for IoT-based Critical Infrastructures: Byzantine Fault Tolerance

TL;DR: This paper evaluates the fault-tolerance with different network settings, i.e., the number of connected vehicles and shows that the proposed hybrid scenario performed over the non-hybrid scenario taking throughput and latency in the consideration as the evaluated metrics.
Proceedings ArticleDOI

Enhancing the determination of aspect categories and their polarities in Arabic reviews using lexicon-based approaches

TL;DR: This work considers two ABSA tasks: aspect category determination and aspect category polarity determination, and makes use of the publicly available human annotated Arabic dataset (HAAD) along with its baseline experiments conducted by HAAD providers.
Proceedings ArticleDOI

AES-512: 512-bit Advanced Encryption Standard algorithm design and evaluation

TL;DR: An FPGA architecture for a new version of the Advanced Encryption Standard (AES) algorithm that uses input block size and key size of 512-bits which makes it more resistant to cryptanalysis with tolerated area increase is presented.