Y
Yeshwant Nagaraj Kolla
Researcher at Qualcomm
Publications - 36
Citations - 203
Yeshwant Nagaraj Kolla is an academic researcher from Qualcomm. The author has contributed to research in topics: Signal & Electronic circuit. The author has an hindex of 9, co-authored 36 publications receiving 203 citations.
Papers
More filters
Patent
Write-through-read (wtr) comparator circuits, systems, and methods employing write-back stage and use of same with a multiple-port file
Gregory Christopher Burda,Michael Scott Mcilvaine,Nathan Samuel Nunamaker,Yeshwant Nagaraj Kolla +3 more
TL;DR: In this article, a WTR comparator circuit can be configured to compare a read index into a file with a write index corresponding to a write back stage selected write port among a plurality of write ports that can write data to the entry in the file.
Patent
Dual-string digital-to-analog converters (DACs), and related circuits, systems, and methods
TL;DR: In this article, a dual-string digital-to-analog converters (DACs) and related circuits, systems, and methods are disclosed, where a primary voltage divider of the dual string-DAC is comprised of at least one adjusting circuit.
Patent
Method and apparatus for bypass mode low dropout (ldo) regulator
TL;DR: In this article, a bypass low dropout regulator has a pass gate coupled to a voltage rail, and a differential amplifier generates the pass gate control voltage using a reference and feedback from the regulated output.
Patent
Method and apparatus for load adaptive ldo bias and compensation
TL;DR: An adaptive low dropout (LDO) regulator includes a load-based bias controller that generates a bias control signal based on the output load current, and has a differential amplifier with a bias adjustment that receives the bias control signals and responds by adjusting a bias of a transistor within the adaptive LOD regulator as discussed by the authors.
Patent
Automatic calibration circuits for operational calibration of critical-path time delays in adaptive clock distribution systems, and related methods and systems
Keith Bowman,Jeffrey Todd Bridges,Sarthak Raina,Yeshwant Nagaraj Kolla,Jihoon Jeong,Francois Ibrahim Atallah,William R. Flederbach,Jeffrey Herbert Fischer +7 more
TL;DR: In this paper, the adaptive clock distribution system includes a tunable-length delay circuit to delay distribution of a clock signal provided to a clocked circuit, to prevent timing margin degradation of the clocked circuits after a voltage droop occurs in a power supply supplying power to the clock circuit.