scispace - formally typeset
Y

Yu-an Chen

Researcher at University of California, Los Angeles

Publications -  7
Citations -  762

Yu-an Chen is an academic researcher from University of California, Los Angeles. The author has contributed to research in topics: Very-large-scale integration & Shared memory. The author has an hindex of 6, co-authored 7 publications receiving 750 citations.

Papers
More filters
Journal ArticleDOI

Parsec: a parallel simulation environment for complex systems

TL;DR: The simulation environment the authors developed at UCLA attempts to address some of the issues facing widespread use of parallel simulation, including a lack of tools for integrating parallel model execution into the overall framework of system simulation.
Proceedings ArticleDOI

Parallel simulation of a high-speed wormhole routing network

TL;DR: The simulator provides an accurate model of an actual high-speed, source-routing, wormhole network (the Myrinet) and is the first such simulator to be written in Maisie, a parallel discrete-event simulation language.
Proceedings ArticleDOI

Parallel gate-level circuit simulation on shared memory architectures

TL;DR: The design of a gate-level parallel simulator that can be executed, without any changes on both distributed memory and shared memory parallel architectures, and speedups with both conservative and optimistic simulation protocols are demonstrated.
Proceedings ArticleDOI

Parallel logic level simulation of VLSI circuits

TL;DR: A logic level circuit simulator that uses an acyclic multi-way network partitioning algorithm to decompose Boolean networks and an algorithm-independent simulation language that allows a discrete-event simulation model to be executed using a variety of simulation algorithms is described.
Journal ArticleDOI

A multidimensional study on the feasibility of parallel switch-level circuit simulation

TL;DR: Evaluating the effectiveness of multiple synchronization protocols and partitioning algorithms in reducing the execution time of switch-level models of VLSI circuits and demonstrating speedups with both conservative and optimistic simulation protocols.