Z
Zeev Wurman
Publications - 28
Citations - 1264
Zeev Wurman is an academic researcher. The author has contributed to research in topics: Layer (electronics) & Transistor. The author has an hindex of 12, co-authored 28 publications receiving 1263 citations.
Papers
More filters
Patent
3D semiconductor device including field repairable logics
Zvi Or-Bach,Zeev Wurman +1 more
TL;DR: In this article, a three-dimensional semiconductor device is described with two transistor layers overlaid, where the first transistor layer comprises a plurality of flip-flops each having an input and an output, wherein the inputs are selectively coupleable to the second transistor layer.
Proceedings ArticleDOI
Modified ELTRAN® — A game changer for Monolithic 3D
TL;DR: This paper will present a novel use of the ELTRAN® process developed by Canon Inc. about 20 years ago primarily for SOI applications to enable any fab to simply integrate a monolithic 3D device without the need to change the current frontline fab process.
Proceedings ArticleDOI
Precision bonders - A game changer for monolithic 3D
TL;DR: The game changing impact of the emerging precision bonders, such as EVG's Gemini® XT FB, combined with innovative process flows combined with a 'Smart Alignment' technique could enable any semiconductor vendor to integrate monolithic 3D into its existing manufacturing line and existing process flows with minimal technology challenge.
Patent
Method to form a 3D semiconductor device
Zvi Or-Bach,Zeev Wurman +1 more
TL;DR: In this paper, the authors propose a method to construct a 3D integrated circuit using Through Silicon Vias (SVias) and Dice Line Dice Line (LDLC), where at least one of the devices is configurable.
Patent
3d semiconductor structure and device
Zvi Or-Bach,Zeev Wurman +1 more
TL;DR: In this paper, a 3D structure consisting of a first stratum overlaid by a second stratum is presented, where the first strata includes an array of memory cells, each of which is controlled by a bit-line.