scispace - formally typeset
Patent

High-voltage MOS transistor

Reads0
Chats0
TLDR
In this article, a high-voltage MOS transistor with a gate insulating film was designed to maintain a high sustaining breakdown voltage, which is based on the voltage of the source offset region and a voltage of a substrate region.
Abstract
A high-voltage MOS transistor wherein a dopant concentration of a source offset region is set lower than a dopant concentration of a drain offset region whereby a resistance value of the resource region is set independently of a resistance value of the drain region in such a manner as to maintain a high sustaining breakdown voltage of the high-voltage MOS transistor, which is based on a voltage of the source offset region and a voltage of a substrate region directly under a gate insulating film during operation of the high-voltage MOS transistor.

read more

Citations
More filters
Patent

Semiconductor device formed in semiconductor layer arranged on substrate with one of insulating film and cavity interposed between the substrate and the semiconductor layer

TL;DR: In this paper, the first semiconductor layer is formed in a first region of a semiconductor substrate with one of an insulating film and a cavity interposed between the first and second semiconductor layers.
Patent

High voltage metal-oxide-semiconductor transistor device

TL;DR: A high voltage metal-oxide-semiconductor transistor device includes a substrate having an insulating region formed therein, a gate covering a portion of the insulating regions and formed on the substrate, a source region and a drain region formed at respective sides of the gate in the substrate and partially overlapped by the gate, and a first implant region formed in a substrate underneath the gate and adjacent to the body region as discussed by the authors.
Patent

Semiconductor structure and method for manufacturing the same

TL;DR: In this article, a semiconductor structure comprises a substrate having a first conductive type, a deep well having a second conductive Type formed in the substrate, a gate electrode formed on the substrate and disposed between the first and second wells, an isolation extending down from the surface of the substrate to the gate electrode and the second well, and a conductive plug including a first portion and a second portion electrically connected to each other.
Patent

Semiconductor resistor, method of manufacturing the same, and current generating device using the same

TL;DR: In this article, a method for manufacturing a semiconductor resistor includes forming a well region, with the well region serving as a resistive region, forming a pair of contact regions spaced apart from each other in the well regions, and forming a diffusion region in an intermediate portion between the pair of contacts regions on a surface of the region.
Patent

Lateral-diffused metal oxide semiconductor device (LDMOS) and fabrication method thereof

TL;DR: In this paper, a lateral-diffused metal oxide semiconductor device (LDMOS) includes a substrate, a gate, a second deep well, a first dopant region, a drain and a common source.
References
More filters
Patent

Semiconductor device and method of manufacturing the same

TL;DR: In this article, the authors proposed a semiconductor device consisting of a substrate, a device isolation insulating film, a plurality of transistors arranged in the transistor region, and an anti-inversion diffusion layer under the device-isolation insulation film.
Patent

High dielectric strength semiconductor device

TL;DR: In this article, the authors proposed to prevent the parasitic bipolar effect and the punch through by compensating a secondconductivity-type impurity by a first-conductivity type impurity whose concentration is increased near the surface.