scispace - formally typeset
Patent

Method and apparatus for determining the status of a shared resource

TLDR
In this article, a method and apparatus for determining the status of a resource (810) shared by multiple subsystems (802, 804, 806, 808) operating in mutually asynchronous clock domains are presented.
Abstract
A method and apparatus for determining the status of a resource (810) shared by multiple subsystems (802, 804, 806, 808) operating in mutually asynchronous clock domains apply a one-bit counter (814, 818, 822, 826) for each subsystem and synchronize the value of each such bit counter with all asynchronous clocks. Each subsystem exclusive-ORs the value of each bit counter (814, 818, 822, 826) to generate an availability status for the shared resource (810). System delays caused by synchronization are minimized, and circuit design and proof of correctness at the design stage are simplified.

read more

Citations
More filters
Patent

Adaptive Reader-Writer Lock

TL;DR: In this paper, the authors propose a method and computer system for dynamically selecting an optimal synchronization mechanism for a data structure in a multiprocessor environment, based on data received from the individual units within a central processing system, the quantity of write-side acquisitions in the system, and data which has been subject to secondary measures, such as formatives of digital filters.
Patent

Method of and apparatus for managing resource allocation and bandwidth overflow in a cooperative, distributed computing environment

TL;DR: In this paper, a method of and apparatus for managing resource allocation and bandwidth overflow in a cooperative, distributed computing environment manages data transmissions between a sourcing device and one or more listening devices through a single source plug.
Patent

Data processing apparatus and method fo operating a data processing apparatus

TL;DR: In this article, the authors propose a protocol consisting of a first command (claim) which when issued by a processor results in a verification whether a requested number of tokens is available to said processor, and a second command (release) which results in updating one of the synchronization counters to indicate that tokens are released for use by the other processor.
Patent

Spinlock with adaptive delay

TL;DR: In this paper, a method and apparatus for improving multi-processor performance where the various processors are competing for spinlock acquisition is described, where a spinlock testing processor fails to acquire the spinlock, it re-tries for access after a small wait interval has passed.
Patent

System and method for managing and communicating state changes of a complex system

TL;DR: In this paper, a data structure that represents transitions between the state values is constructed in each of the configuration items, where each configuration item is a functional component of the system and has an associated state value that is one of a set of state values describing operational characteristics of a configuration item.
References
More filters
Patent

System for animating program operation and displaying time-based relationships

TL;DR: In this article, the behavior of a model comprising a group of interrelated objects in an object oriented programing environment is defined by a constraint network including temporal constraints, which the future behavior of the model must satisfy following triggering events.
Patent

Extended atomic operations

TL;DR: In this paper, a method for serializing process access to shared resources utilizing low-level atomic functions to maintain control structures in which noncontiguous words must be modified at two different times.
Patent

System for transferring data between asynchronous data buses with a data buffer interposed in between the buses for synchronization of devices timed by different clocks

TL;DR: In this article, the first and second data buses having asynchronous, different frequency clocks are coupled with a data buffer interposed between them to receive data from the first bus and supply data to the second bus.
Patent

Difference comparison between two asynchronous pointers and a programmable value

TL;DR: In this paper, a first-in, first-out (FIFO) memory includes flag generation circuitry which utilizes a write clock counter and a read clock counter to provide the number of write clock pulses received since the previous write reset signal and the number received by the FIFO since a previous read reset signal.