scispace - formally typeset
Patent

Multinode computer system with distributed clock synchronization system

Reads0
Chats0
TLDR
In this paper, a multinode multiprocessor computer system with distributed local clocks is presented, where a local clock may be synchronized with other clocks in the system without affecting the operation of the other clocks.
Abstract
A multinode multiprocessor computer system with distributed local clocks wherein a local clock may be synchronized with other clocks in the system without affecting the operation of the other clocks. A local clock to be synchronized is reset and counts an elapsed time since the reset. Simultaneously with resetting the local clock, a clock value from a clock on a source node is stored. The clock value from the source node is copied to the node to be synchronized and added to the elapsed time. The resulting summation is then stored in the local clock to be synchronized. As a result, the local clock is synchronized to the clock on the source node. In one system embodiment, the local clock includes a dynamic register and a base register and an adder adds the two portions together to generate an output of the local clock. For a node being synchronized, the dynamic portion is reset and allowed to count the elapsed time while the base portion is loaded with a clock value copied from the source node. In another system embodiment, a clock register stores both dynamic and base portions. For a node being synchronized, the clock register is reset and allowed to count the elapsed time. The base portion from the source node is then added to the clock register and stored in the clock register.

read more

Citations
More filters
Patent

Reference time distribution over a network

TL;DR: A reference time distribution system and method using a data transmission network having a plurality of nodes (101, 103, 106, 107, 108, 109, 110) to distribute the House Sync signal is described in this paper.
Patent

Multiprocessor system with interactive synchronization of local clocks

TL;DR: In this paper, a multiprocessor computer system comprises multiple data processors, each with an internal clock for providing time stamps to application software, and the processors take turns as synchronization masters.
Patent

System and method for calibrating a tod clock

TL;DR: In this article, a system, method and computer program product for calibrating a Time Of Day (TOD)-clock in a computing system node provided in a multi-node network.
Patent

Method and apparatus for adjusting a time of day clock without adjusting the stepping rate of an oscillator

TL;DR: In this article, the authors present a system, method and computer program product for steering a time-of-day (TOD) clock for a computer system having a physical clock providing a time base for executing operations that is stepped to a common oscillator.
Patent

Server time protocol messages and methods

TL;DR: In this article, the server time protocol (STP) messages and methods of exchange thereof are provided for facilitating synchronization of processing units of a timing network, including exchange time parameters (XTP) commands and responses, and STP control (STC) commands, and responses.
References
More filters
Patent

Dynamically reconfigurable communications network and method

TL;DR: In this paper, a wireless, dynamically and autonomously reconfigurable link layered communication network and method is proposed, where a plurality of communication nodes form the network with each node having a transceiver for receiving and transmitting messages.
Patent

Method for the cyclic transmission of data between at least two control devices with distributed operation

TL;DR: In this article, a method for periodic transmission of data between control devices (10, 11, 12) interconnected via a serial bus (20) is provided, particularly for the transmission of synchronization data.
Patent

International time indicating system

TL;DR: In this article, an international time indicating system is associated with a telephone for automatically displaying a specific time and date of a called place upon entering the international access code, called country code, and called area code if necessary.
Patent

Multinode computer system with cache for combined tags

TL;DR: In this paper, a combined tag is formed from a memory tag and a remote cache tag, which allows the node to operate in accordance with the network protocol such as the Scalable Coherent Interface (SCI) while the memory is being updated, acting as memory and as a cache in response to requests from other nodes to the remote cache.
Patent

Low voltage swing circuits for low power clock distribution and methods of using the same

TL;DR: In this article, a clock distribution system for low power operation includes a global clock generation circuit coupled with a local clock generator, which generates a small swing clock signal which has a voltage swing substantially less than the operating voltage of the system.
Related Papers (5)