scispace - formally typeset
Patent

Multiprocessing computing with distributed embedded switching

Reads0
Chats0
TLDR
In this article, a first one of multiple embedded processing elements (12-14) in a computer (10) receives a delivery packet (124) that is formatted in accordance with a delivery protocol and includes (i) an encapsulated payload packet (136), and (ii) delivery packet header (134) including routing information.
Abstract
A first one of multiple embedded processing elements (12-14) in a computer (10) receives a delivery packet (124) that is formatted in accordance with a delivery protocol and includes (i) an encapsulated payload packet (136) that is formatted in accordance with a payload protocol and (ii) a delivery packet header (134) including routing information. In response to a determination that it is not the destination for the delivery packet (124), the first processing element (14) sends the delivery packet (124) from the first processing element (14) to a second one of the processing elements based on the routing information. In response to a determination that it is the destination for the delivery packet (124), the first processing element (14) decapsulates the payload packet (136) from the delivery packet (124) and processes the decapsulated payload packet (136).

read more

Citations
More filters
Patent

Virtualised receive side scaling

TL;DR: In this paper, the authors propose a method for receiving packet data by means of a data processing system having a plurality of processing cores and supporting a network interface device and a set of at least two software domains.
Patent

Mapped FIFO buffering

TL;DR: In this paper, a network interface device consisting of an I/O interface for connection between a network and a data processing system, a set of physical data ports for connection to a network, and a unified memory comprising a plurality of buffers is presented.
Patent

Controlling a physical link of a first protocol using an extended capability structure of a second protocol

TL;DR: In this paper, a protocol stack including a transaction layer and a link layer according to a first communication protocol and a physical layer of the protocol stack having a physical unit of a second communication protocol is described.
Patent

Header processing engine

TL;DR: In this article, a header processing engine for a network interface device has a header recognizer to parse the headers of a data packet stored at a buffer to identify the type and position of each header in the packet; a constructor unit; and a processor including an execution pipeline.
Patent

Remote functionality selection

TL;DR: In this article, a network interface device providing a set of functions in hardware and being operable in first and second modes is defined, in a first mode, the network interface devices being configured to operate with a selected configuration of the set of functionalities; and in a second mode, if the authentication key is successfully verified, select the particular configuration of functions defined in the configuration instructions of the network message.
References
More filters
Patent

Information record infrastructure, system and method

TL;DR: In this paper, a business model for the creation, maintenance, transmission, and use of digital medical records is presented, which allows financial burdens to be reallocated optimally and equitably, resulting in decreased overall societal cost.

Generic Routing Encapsulation (GRE)

TL;DR: This document specifies a protocol for encapsulation of an arbitrary network layer protocol over another arbitrary networklayer protocol.
Patent

System and method

TL;DR: In this paper, a system and method providing for communication and resolution of utility functions between participants, wherein the utility function is evaluated based on local information at the recipient to determine a cost value thereof.
Patent

Mechanism for packet field replacement in a multi-layered switched network element

TL;DR: In this paper, the authors present a system and method for updating packet headers using hardware that maintains the high performance of the network element, which includes an input port process (IPP) (310) that buffers the input packet received and forwards header information to the search engine.
Patent

Packet processing in switched fabric networks

TL;DR: In this paper, the authors implemented techniques for forming an Advanced Switching (AS) packet by applying AS path binding information to a packet received over a Peripheral Component Interconnect-Express (PCIe) fabric according to a downstream port identifier associated with the packet, and sending the AS packet to an AS fabric.