Patent
System, method and computer program product for programmable fragment processing in a graphics pipeline
Reads0
Chats0
TLDR
In this paper, a system, method and computer program product are provided for programmable processing of fragment data in a computer hardware graphics pipeline, where the programmable operations are performed in a manner/sequence specified in a graphics application program interface.Abstract:
A system, method and computer program product are provided for programmable processing of fragment data in a computer hardware graphics pipeline. Initially, fragment data is received in a hardware graphics pipeline. It is then determined whether the hardware graphics pipeline is operating in a programmable mode. If it is determined that the hardware graphics pipeline is operating in the programmable mode, programmable operations are performed on the fragment data in order to generate output. The programmable operations are performed in a manner/sequence specified in a graphics application program interface. If it is determined that the hardware graphics pipeline is not operating in the programmable mode, standard graphics application program interface (API) operations are performed on the fragment data in order to generate output.read more
Citations
More filters
Patent
Graphics processing systems
Ja Rn Nystad,Rune Holm +1 more
TL;DR: In this article, a graphics processing system includes a graphics processor and a memory for storing data to be used by and generated by the graphics processor, which is used in a subsequent rendering pass.
Patent
Systems and methods for downloading algorithmic elements to a coprocessor and corresponding techniques
Charles N. Boyd,Michele B. Boland,Michael A. Toelle,Anantha R. Kancherla,Amar Patel,Iouri Vladimirovitch Tarassov,Stephen H. Wright +6 more
TL;DR: In this paper, the authors present a method for downloading algorithmic elements to a coprocessor and corresponding processing and communication techniques, which allows for runtime-predicated flow control of programs.
Patent
Methods, apparatus, and instructions for converting vector data
TL;DR: In this paper, a vector-load-convert-and-write (VLoadConWr) instruction that provides for loading data from memory to a vector register is described.
Patent
Multiple data buffers for processing graphics data
TL;DR: In this article, multiple output buffers are supported in a graphics processor and each output buffer has a unique identifier and may include data represented in a variety of fixed and floating-point formats.
Patent
System and method for testing and configuring semiconductor functional circuits
TL;DR: In this article, the authors present an invention system and a method to change the operational characteristics of functional components in an integrated circuit die based upon a variety of factors including manufacturing defects, compatibility characteristics, performance requirements and system health (e.g., the number of components operating properly).
References
More filters
Patent
System for searching a corpus of document images by user specified document layout components
TL;DR: In this article, a document search system provides a user with a programming interface for dynamically specifying features of documents recorded in a corpus of documents, which is suitable for interactive user specification of layout components and structures of documents.
Patent
Embedded graphical programming system
TL;DR: In this paper, the authors present a method for automatically generating an embedded application in response to a graphical program created by a user, which enables the user to develop or define instrument functionality using graphical programming techniques, while enabling the resulting program to operate in an embedded real-time system.
Patent
High speed image processing system using separate data processor and address generator
David M. Pfeiffer,David T. Stoner,John P. Norsworthy,Dwight D. Dipert,Jay A. Thompson,James A. Fontaine,Michael K. Corry +6 more
TL;DR: In this article, an image processor having an image algorithm processor (66) operating under control of a writable control store (94), and a number of parallel image processors (72), operating under the control of instruction words from a writtenable control stores (100), is described.
Patent
Graphics processor with deferred shading
Jerome F. Duluk,Richard E. Hessel,Vaughn T. Arnold,Jack Benkual,Joseph P. Bratt,George Cuan,Stephen L. Dodgen,Emerson S. Fang,Zhaoyu G. Gong,Thomas Y. Ho,Hengwei Hsu,Sidong Li,Sam Ng,Matthew N. Papakipos,Jason R. Redgrave,Sushma S. Trivedi,Nathan D. Tuck +16 more
TL;DR: In this article, a deferred graphics processor which includes deferred shading, a tiled frame buffer, multiple-stage hidden surface removal processing, and subpixel anti-aliasing is presented.
Patent
Content-addressable memory system capable of fully parallel magnitude comparisons
TL;DR: A content-addressable memory system as mentioned in this paper is composed of a plurality of content addressable memories and an external priority resolver for selecting between them for reading or writing, respectively.