scispace - formally typeset
Patent

Using data stored in a destructive-read memory

Reads0
Chats0
TLDR
In this paper, a write-back mechanism, which may employ security, is employed to enforce usage restrictions, such as an expiration date, usage count limit or data access fee for the acquired data.
Abstract
A destructive-read memory is one that the process of reading the memory causes the contents of the memory to be destroyed. Such a memory may be used in devices that are intended to acquire data that may have associated usage restrictions, such as an expiration date, usage count limit, or data access fee for the acquired data. Typically, to enforce usage restrictions, and protect against theft, complex and often costly security techniques are applied to acquired data. With destructive-read memory, complex and costly security is not required for stored data. In one embodiment, a write-back mechanism, which may employ security, is responsible for enforcing usage restrictions. If the write-back mechanism determines continued access to acquired data is allowed, then it writes back the data as it is destructively read from the memory.

read more

Citations
More filters
Patent

Apparatuses and methods for performing logical operations using sensing circuitry

TL;DR: In this paper, the authors present an array of memory cells and sensing circuitry comprising a primary latch coupled to a sense line of the array, which can be configured to perform a first operation phase of a logical operation by sensing a memory cell coupled to the sense line, and perform a number of intermediate operation phases of the logical operation.
Patent

Document security system that permits external users to gain access to secured files

TL;DR: In this article, a system includes a server with an access manager configured to restrict access to files of an organization and maintain at least encryption keys for internal and external users and an external access server connected to the server, coupled between the server and a data network.
Patent

Apparatuses and methods for performing compare operations using sensing circuitry

TL;DR: In this paper, the authors present apparatuses and methods related to performing compare and/or report operations using sensing circuitry, such as charging an input/output (IO) line of a memory array to a voltage.
Patent

Division operations for memory

TL;DR: In this article, the present disclosure provides apparatuses and methods for performing division operations in a memory, including a first address space comprising a first number of memory cells coupled to a sense line and to a second number of select lines wherein the second address space stores a divisor value.
Patent

Independently addressable memory array address spaces

TL;DR: In this article, the authors present devices and methods for accessing a memory array address space, including a first address space comprising memory cells coupled to a first number of select lines and to a number of sense lines, and a second address space consisting memory cells coupling to a second number of selected lines and the number of senses.
References
More filters
Patent

Cycle-skipping DRAM for power saving

Sanjay Vishin
TL;DR: In this paper, a DRAM memory is used to save power by skipping unnecessary read, write, and refresh cycles of the internal memory core, e.g. due to the destructive read nature of the DRAM.
Patent

Providing temporary access to data

TL;DR: In this paper, a point of sale apparatus for accessing data which may be audio, video, text or computer software comprises a storage element for storing temporarily data from a database for subsequent access by a playback device and a limiting circuit included in the storage device or the playback device for limiting access to the data.