scispace - formally typeset
Search or ask a question

Showing papers on "Smart Cache published in 1978"


Patent
07 Mar 1978
TL;DR: In this article, the cache is accessible to the processor during one of the cache timing cycles and to the main storage during the other cache timing cycle, but no alternately accessible modules, buffering, delay, or interruption is provided for main storage line transfers to the cache.
Abstract: The disclosure enables concurrent access to a cache by main storage and a processor by means of a cache control which provides two cache access timing cycles during each processor storage request cycle. The cache is accessible to the processor during one of the cache timing cycles and is accessible to main storage during the other cache timing cycle. No alternately accessible modules, buffering, delay, or interruption is provided for main storage line transfers to the cache.

33 citations