scispace - formally typeset
A

Alistair Armitage

Researcher at Edinburgh Napier University

Publications -  37
Citations -  335

Alistair Armitage is an academic researcher from Edinburgh Napier University. The author has contributed to research in topics: Field-programmable gate array & Phased array. The author has an hindex of 11, co-authored 37 publications receiving 325 citations. Previous affiliations of Alistair Armitage include University of Manchester.

Papers
More filters
Journal ArticleDOI

An integrated multi-element array transducer for ultrasound imaging

TL;DR: In this article, the transducer array has been fabricated and the pulse-control circuitry has been integrated onto custom-designed silicon chips to reduce the path length between transducers and drivers.

Comparative study on connected component labeling algorithms for embedded video processing systems.

TL;DR: A detailed analysis of the most popular connected components labeling (CCL) algorithms for binary images investigates their usability for processing streaming data and suitability for implementation using Field-Programmable Gate Array (FPGA) devices.
Journal ArticleDOI

Harmonic errors associated with the use of choppers in optical experiments

TL;DR: In this article, a simple change to the experimental set-up can produce a signal that has an approximately trapezoidal profile, which produces a much smaller error than for square wave modulation.
Journal Article

Recognition of Simple Gestures Using a PIR Sensor Array

TL;DR: In this paper, a 16 element passive infrared sensor array is used to detect hand movements in different directions in front of a pyroelectric array detector, which can be used to control a PowerPoint presentation by gesture.
Proceedings ArticleDOI

Integrated ultrasound transducers

TL;DR: The UMIST research team have adopted a unique approach whereby the pulse control electronics can be mounted in close physical proximity with the transducer array, and a monolithic 16-channel programmable pulse generator chip fabricated in 1.5 μm CMOS technology is designed.