A
Anandaroop Ghosh
Researcher at Case Western Reserve University
Publications - 7
Citations - 121
Anandaroop Ghosh is an academic researcher from Case Western Reserve University. The author has contributed to research in topics: Field-programmable gate array & Efficient energy use. The author has an hindex of 5, co-authored 7 publications receiving 103 citations. Previous affiliations of Anandaroop Ghosh include Indian Institute of Technology Kharagpur.
Papers
More filters
Journal ArticleDOI
Design and Validation for FPGA Trust under Hardware Trojan Attacks
Sanchita Mal-Sarkar,Robert Karam,Seetharam Narasimhan,Anandaroop Ghosh,Aswin Krishna,Swarup Bhunia +5 more
TL;DR: This paper presents a taxonomy of FPGA-specific hardware Trojan attacks based on activation and payload characteristics along with Trojan models that can be inserted by an attacker, and proposes a novel design approach, referred to as Adapted Triple Modular Redundancy (ATMR), to reliably protect against Trojan circuits of varying forms in FPGAs.
Proceedings ArticleDOI
Hardware trojan attacks in FPGA devices: threat analysis and effective counter measures
TL;DR: A novel redundancy-based protection approach based on Trojan tolerance that modifies the application mapping process to provide high-level of protection against Trojans of varying forms and sizes is proposed.
Journal ArticleDOI
Improving Energy Efficiency in FPGA Through Judicious Mapping of Computation to Embedded Memory Blocks
TL;DR: This paper presents an energy-efficient heterogenous application mapping framework in FPGA, where the conventional application mappings to logic and DSP blocks are combined with judicious mapping of specific computations to embedded memory blocks to reduce the large energy overhead of PIs.
Proceedings ArticleDOI
Reliability improvement in multicore architectures through computing in embedded memory
TL;DR: Experimental results demonstrate that on-demand memory based computing can significantly improve reliability with minor loss in performance.
Proceedings ArticleDOI
Energy-Efficient Application Mapping in FPGA through Computation in Embedded Memory Blocks
TL;DR: This paper proposes to use embedded memory blocks in FPGA for computing to significantly improve energy efficiency of the applications which are dominated by complex data paths and/or functions, and develops a complete mapping flow including decomposition, fusion and packing.