scispace - formally typeset
Search or ask a question

Showing papers by "Bulent Abali published in 2014"


Patent
27 Dec 2014
TL;DR: In this article, the authors present a method, system and computer program product for checkpointing virtual machines (VMs), which includes a primary computer hosting a hypervisor and a primary VM.
Abstract: A method, system and computer program product for checkpointing virtual machines (VMs). The system includes a primary computer hosting a hypervisor and a primary VM. The hypervisor is configured instantiate the primary VM, divide the state of the primary VM into a plurality of memory blocks, and generate an error correction block based on the plurality of memory blocks. The system further includes a plurality of secondary computers. Each of the secondary computers stores a secondary VM and one of either the memory blocks or the error correction block.

20 citations


Patent
22 Sep 2014
TL;DR: In this paper, a processor array manager of a reconfigurable array processor receives a data stream for pattern matching and generates a tokenized input data stream from the input data streams.
Abstract: Various implementations of a method, system, and computer program product for pattern matching using a reconfigurable array processor are disclosed. In one embodiment, a processor array manager of the reconfigurable array processor receives an input data stream for pattern matching and generates a tokenized input data stream from the input data stream. A different portion of the tokenized input data stream is provided to each of a plurality of processing elements of the reconfigurable array processor. Each processing element can compare the received portion of the tokenized input data stream against one or more reference patterns to generate an intermediate result that indicates whether the portion of the tokenized input data stream matches a reference pattern. The processor array manager can combine the intermediate results received from each processing element to yield a final result that indicates whether the input data stream includes a reference pattern.

13 citations


Patent
19 May 2014
TL;DR: In this article, the authors propose a micro-checkpointing mechanism for agile load balancing, which detects an increased load for a first primary virtual machine (VM) on a first node that has a plurality of additional primary VMs running on a processor.
Abstract: Methods and systems for agile load balancing include detecting an increased load for a first primary virtual machine (VM) on a first node that has a plurality of additional primary VMs running on a processor; deactivating one or more of the additional primary VMs, reducing said one or more deactivated VMs to a secondary state, to free resources at the first node for the first primary VM; and activating secondary VMs, located at one or more additional nodes, that correspond to the one or more deactivated VMs, raising said secondary VMs to a primary state. Activation and deactivation through micro-checkpointing may involve nodes of different CPU architectures during transient periods of peak load.

11 citations


Patent
28 May 2014
TL;DR: In this article, the authors propose to avoid out-of-space conditions in storage controllers operating with efficiency capabilities between virtual space in data container and real space in a storage container by employing virtual file associated with a reserved portion of free capacity in the virtual space.
Abstract: Embodiments of the invention relates to avoiding out-of-space conditions in storage controllers operating with efficiency capabilities between virtual space in a data container and real space in a storage container. Both the real space and the virtual space are monitored and their respective usage is compared to provide information about occupancy of the real space to the virtual space. Usage of the containers is balanced by employing a virtual file associated with a reserved portion of free capacity in the virtual space.

3 citations


Patent
28 May 2014
TL;DR: In this article, the authors propose to avoid out-of-space conditions in storage controllers operating with efficiency capabilities between virtual space in data container and real space in a storage container by employing virtual file associated with a reserved portion of free capacity in the virtual space.
Abstract: Embodiments of the invention relates to avoiding out-of-space conditions in storage controllers operating with efficiency capabilities between virtual space in a data container and real space in a storage container. Both the real space and the virtual space are monitored and their respective usage is compared to provide information about occupancy of the real space to the virtual space. Usage of the containers is balanced by employing a virtual file associated with a reserved portion of free capacity in the virtual space.

Patent
31 Jul 2014
TL;DR: In this article, the authors present a framework for the entpackment of variablen Anzahl of Datenbits, e.g., in the context of data re-encodings.
Abstract: Bereitgestellt wird ein Entpacken einer variablen Anzahl von Datenbits. Eine Struktur enthalt den Eingangsanschluss 15, der ausfuhrbar ist, um eine oder mehrere Eingabedateneinheiten zu empfangen, die eine Vielzahl von gepackten Datenbits enthalten, wobei jede der einen oder der mehreren Eingabedateneinheiten einen Header und Nutzdaten enthalt, wobei der Header eine vordefinierte Anzahl von Bits enthalt und ein Format der Nutzdaten und eine Lange der Nutzdaten identifiziert, und wobei die Nutzdaten eine variable Anzahl von Bits enthalten. Die Struktur enthalt ferner eine Schaltung, die ausfuhrbar ist, um die eine oder die mehreren Eingabedateneinheiten auf der Grundlage des Headers und der Nutzdaten von jeder der einen oder der mehreren Eingabedateneinheiten zu identifizieren und zu entpacken. Die Struktur enthalt ferner den Ausgangsanschluss 20, der ausfuhrbar ist, um eine oder mehrere Ausgabedateneinheiten, welche die entpackte eine oder die entpackten mehreren Eingabedateneinheiten enthalten, einmal pro Taktzyklus zu ubertragen,