B
Byoungro So
Researcher at IBM
Publications - 8
Citations - 503
Byoungro So is an academic researcher from IBM. The author has contributed to research in topics: Cache & Compiler. The author has an hindex of 7, co-authored 8 publications receiving 503 citations. Previous affiliations of Byoungro So include Information Sciences Institute.
Papers
More filters
Proceedings ArticleDOI
Optimizing Compiler for the CELL Processor
Alexandre E. Eichenberger,Kevin John Patrick O'brien,Peng Wu,Tong Chen,Peter Howland Oden,Daniel A. Prener,J.C. Shepherd,Byoungro So,Zehra Sura,Amy Wang,Tao Zhang,Peng Zhao,Michael K. Gschwind +12 more
TL;DR: Several compiler techniques that aim at automatically generating high quality codes over a wide range of heterogeneous parallelism available on the CELL processor are described and results indicate that significant speedup can be achieved with a high level of support from the compiler.
Journal ArticleDOI
Using advanced compiler technology to exploit the performance of the Cell Broadband Engine TM architecture
Alexandre E. Eichenberger,John Kevin Patrick O'Brien,Kathryn M. O'Brien,Peng Wu,Tong Chen,Peter Howland Oden,Daniel A. Prener,J. C. Shepherd,Byoungro So,Zehra Sura,Amy Wang,Tao Zhang,Peng Zhao,Michael K. Gschwind,Roch Georges Archambault,Yaoqing Gao,R. Koo +16 more
TL;DR: The goal in developing this compiler has been to enhance programmability while continuing to provide high performance, and the results of the compiler techniques, including SPE optimization, automatic code generation, single source parallelization, and partitioning are presented.
Proceedings ArticleDOI
Custom data layout for memory parallelism
TL;DR: The results show that custom data layout yields results as good as, or better than, naive or fixed cyclic layouts, and is significantly better for certain access patterns and in the presence of code reordering transformations.
Patent
Compiler Implemented Software Cache Apparatus and Method in which Non-Aliased Explicitly Fetched Data are Excluded
TL;DR: In this article, a compiler implemented software cache apparatus and method in which non-aliased explicitly fetched data are excluded from the software cache, and the number of lines of software cache that must be protected from eviction is decreased.