C
Chi-Bang Kuan
Researcher at National Tsing Hua University
Publications - 13
Citations - 44
Chi-Bang Kuan is an academic researcher from National Tsing Hua University. The author has contributed to research in topics: Multi-core processor & Compiler. The author has an hindex of 4, co-authored 13 publications receiving 43 citations.
Papers
More filters
Proceedings ArticleDOI
Enabling an OpenCL Compiler for Embedded Multicore DSP Systems
TL;DR: This paper proposes a cluster-aware work-item dispatching scheme to vectorize OpenCL kernels and assign independent workload to clusters of a DSP, and incorporates several optimizations to enable efficient DSP code generation.
Proceedings ArticleDOI
Power aware SID-based simulator for embedded multicore DSP subsystems
Cheng-Yen Lin,Po-Yu Chen,C. L. Tseng,Chung-Wen Huang,Chia-Chieh Weng,Chi-Bang Kuan,Shih-Han Lin,Shi-Yu Huang,Jenq Kuen Lee +8 more
TL;DR: In this paper, the authors propose a power aware simulation framework on embedded multicore DSP subsystems for SID framework, which includes two phases, IP level power modeling and system level power prower profiling.
Journal ArticleDOI
Compiler supports for VLIW DSP processors with SIMD intrinsics
Chi-Bang Kuan,Jenq Kuen Lee +1 more
TL;DR: This work provides SIMD intrinsics to allow programmers to write highly optimized codes by following given programming guides, and an enhanced register allocation scheme and data replication optimizations are devised to enable efficient code generation.
Proceedings ArticleDOI
Support of software framework for embedded multi-core systems with Android environments
Yu-Hao Chang,Chi-Bang Kuan,Cheng-Yen Lin,Te-Feng Su,Chun-Ta Chen,Jyh-Shing Jang,Shang-Hong Lai,Jenq Kuen Lee +7 more
TL;DR: A software framework based on Android and multi-core embedded systems that includes DSP C/C++ compilers, streaming RPC programming model, debugger, ESL simulator, and power management models to help boost the system performance and reduce programming complexity.
Journal ArticleDOI
The Design and Experiments of A SID-Based Power-Aware Simulator for Embedded Multicore Systems
TL;DR: The design and experiments of a SID-based power-aware simulation framework for embedded multicore systems are presented and it is demonstrated via case studies and experiments how application developers can use the SID -based power simulator for optimizing the power consumption of their applications.