scispace - formally typeset
D

Daeik Daniel Kim

Researcher at Qualcomm

Publications -  170
Citations -  1362

Daeik Daniel Kim is an academic researcher from Qualcomm. The author has contributed to research in topics: CMOS & Substrate (printing). The author has an hindex of 16, co-authored 170 publications receiving 1352 citations. Previous affiliations of Daeik Daniel Kim include Georgia Institute of Technology & Purdue University.

Papers
More filters
Patent

Circuit structure and method of fabrication for facilitating radio frequency identification (RFID)

TL;DR: In this article, a radio frequency identification (RFID) device and method of fabrication are presented, which includes an RFID antenna, a capacitor, and an integrated circuit, and the capacitor stores power within the antenna area of the RFID device to facilitate RFID integrated circuit functionality.
Patent

Three dimensional (3d) antenna structure

TL;DR: In this paper, an apparatus includes a substrate package and a three-dimensional antenna structure formed in the substrate package, and the 3D antenna structure includes multiple substructures to enable the antenna structure to operate as a beamforming antenna.
Proceedings ArticleDOI

A 70GHz Manufacturable Complementary LC-VCO with 6.14GHz Tuning Range in 65nm SOI CMOS

TL;DR: A complementary LC-VCO is integrated in a 65nm SOI process and is statistically characterized on a 300mm wafer and achieves a phase noise of -106dBc/Hz at 10MHz offset and consumes 5.37mW from a 1.2V supply.
Patent

System and method for monitoring reliability of a digital system

TL;DR: In this article, a ring oscillator sensor is coupled with a counter logic for converting outputted count signals to an oscillation frequency, and a control logic is coupled to the counter logic to periodically evaluate the oscillation frequencies of the ring sensor and generate a warning signal indicating reliability degradation.
Patent

Sense amplifier offset voltage reduction

TL;DR: In this paper, the set of transistors responsive to a plurality of latches that store a test code is determined based on the test code and a current from a set of the transistors is applied to the data cell via the first bit line.