E
Edward J. Mclellan
Researcher at Hewlett-Packard
Publications - 5
Citations - 172
Edward J. Mclellan is an academic researcher from Hewlett-Packard. The author has contributed to research in topics: Pipeline (computing) & Hazard (computer architecture). The author has an hindex of 2, co-authored 5 publications receiving 172 citations.
Papers
More filters
Patent
Apparatus for randomly sampling instructions in a processor pipeline
George Z. Chrysos,Jeffrey Dean,James W. Hicks,Daniel L. Leibholz,Edward J. Mclellan,Carl A. Waldspurger,William E. Weihl +6 more
TL;DR: In this paper, an apparatus is provided for sampling instructions in a processor pipeline of a system, where instructions are identified and state information of the system is sampled while a particular selected instruction is in any stage of the pipeline.
Patent
Method and apparatus for sampling multiple potentially concurrent instructions in a processor pipeline
George Z. Chrysos,Jeffrey Dean,James W. Hicks,Daniel L. Leibholz,Edward J. Mclellan,Carl A. Waldspurger,William E. Weihl +6 more
TL;DR: In this paper, an apparatus is provided for sampling multiple concurretly executing instructions in a processor pipeline of a system, where state information of the system is sampled while any of the selected instructions are in any stage of the pipeline.
Patent
Device for sampling many potentially simultaneous instructions in processor pipeline
George Z. Chrysos,Jeffrey Dean,James W. Hicks,Daniel L. Leibholz,Edward J. Mclellan,Carl A. Waldspurger,William E. Weihl,イー ウィール ウィリアム,ジェイ マックレーラン エドワード,エイ ウォールドスパージャー カール,イー ヒックス ジェームズ,エイ ディーン ジェフリー,ゼット クリソス ジョージ,エル ライブホールズ ダニエル +13 more
TL;DR: In this article, the authors propose a device for sampling many potentially simultaneous instruction in a processor pipeline, which identifies the plural instructions to be selected when the instructions are fetched to the pipeline 111.
Patent
Anordnung zum willkürlichen Abtasten von Instruktionen in einer Prozessorpipeline
George Z. Chrysos,Jeffrey Dean,James W. Hicks,Daniel L. Leibholz,Edward J. Mclellan,Carl A. Waldspurger,William E. Weihl +6 more
Patent
Apparatus for sampling multiple potentially concurrent instructions in a processor pipeline
George Z. Chrysos,Jeffrey Dean,James W. Hicks,Daniel L. Leibholz,Edward J. Mclellan,Carl A. Waldspurger,William E. Weihl +6 more
TL;DR: In this article, an apparatus is provided for sampling multiple concurrently executing instructions in a processor pipeline of a system, where state information of the system is sampled while any of the selected instructions are in any stage of the pipeline.