E
Eric F. Dellinger
Researcher at Xilinx
Publications - 16
Citations - 715
Eric F. Dellinger is an academic researcher from Xilinx. The author has contributed to research in topics: Field-programmable gate array & Programmable logic device. The author has an hindex of 12, co-authored 16 publications receiving 713 citations.
Papers
More filters
Patent
Frequency driven layout system and method for field programmable gate arrays
David W. Bennett,Eric F. Dellinger,Walter A. Manaker,Carl M. Stern,William R. Troxel,Jay Thomas Young +5 more
TL;DR: In this article, a device independent, frequency driven layout system and method for field programmable gate arrays (FPGA) is presented, which allows a circuit designer to specify the desired operating frequencies of clock signals in a given design to the automatic layout system to generate, if possible, a physical FPGA layout which will allow the targeted FPGAs device to operate at the specified frequencies.
Patent
Hetergeneous method for determining module placement in FPGAs
L. James Hwang,Eric F. Dellinger,Sujoy Mitra,Sundararajarao Mohan,Cameron D. Patterson,Ralph D. Wittig +5 more
TL;DR: The Self Implementing Modules (SIMs) as discussed by the authors are parametric modules that implement themselves at the time the design is elaborated, targeting a specified FPGA according to specified parameters.
Proceedings ArticleDOI
CHiMPS: a high-level compilation flow for hybrid CPU-FPGA architectures
TL;DR: CHiMPS is a C-based accelerator compiler for hybrid CPU-FPGA computing platforms that inputs generic ANSIC code and automatically generates VHDL blocks for an FPGA.
Patent
Method and system for generating a programming bitstream including identification bits
Eric F. Dellinger,Roman Iwanczuk +1 more
TL;DR: In this article, a method and system for generating a programming bitstream for a programmable gate array is presented, which includes one or more unused segments, either interspersed through the bitstream or appended to the end of the bit stream, wherein an unused segment includes bits that are not used for programming the PGA array.
Patent
Context-sensitive self implementing modules
TL;DR: The Self Implementing Modules (SIMs) as mentioned in this paper are parametric modules called self-implementing modules for use in programmable logic devices such as FPGAs.