scispace - formally typeset
F

F. L. Pesavento

Researcher at IBM

Publications -  6
Citations -  744

F. L. Pesavento is an academic researcher from IBM. The author has contributed to research in topics: Silicon & Silicon dioxide. The author has an hindex of 5, co-authored 6 publications receiving 741 citations.

Papers
More filters
Journal ArticleDOI

Electroluminescence studies in silicon dioxide films containing tiny silicon islands

TL;DR: In this paper, the authors studied the effect of the amount of excess silicon (Si) in the form of tiny Si precipitates in metal-insulator-semiconductor structures.
Journal ArticleDOI

Electron heating in silicon dioxide and off‐stoichiometric silicon dioxide films

TL;DR: In this paper, electron heating in silicon dioxide (SiO2) at electric fields ≲5 MV/cm is demonstrated using three different experimental techniques: carrier separation, electroluminescence, and vacuum emission.
Journal ArticleDOI

Charge transport and trapping phenomena in off‐stoichiometric silicon dioxide films

TL;DR: In this article, the electrical properties of off-stoichiometric silicon dioxide films have been investigated and it was found that the excess Si is present as amorphous Si islands or small crystallites embedded in silicon dioxide (SiO2) forming a two phase material.
Journal ArticleDOI

Direct measurement of the energy distribution of hot electrons in silicon dioxide

TL;DR: In this article, the energy distribution of hot electrons in high-field stressed amorphous silicon dioxide (SiO2) films have been measured using a vacuum emission technique, showing that the majority of carriers in the distribution remains stable at all fields.
Journal ArticleDOI

Enhanced conduction and minimized charge trapping in electrically alterable read‐only memories using off‐stoichiometric silicon dioxide films

TL;DR: In this paper, an electrically alterable read-only memory using silicon dioxide and silicon-rich silicon dioxide layers capable of being cycled ≳107 times by minimizing electron charge trapping in the SiO2 layers of the device by incorporation of small amounts of silicon is discussed in detail.