G
Garrett S. Rose
Researcher at University of Tennessee
Publications - 186
Citations - 5044
Garrett S. Rose is an academic researcher from University of Tennessee. The author has contributed to research in topics: Neuromorphic engineering & Memristor. The author has an hindex of 32, co-authored 164 publications receiving 4031 citations. Previous affiliations of Garrett S. Rose include Florida Polytechnic University & Mitre Corporation.
Papers
More filters
Journal ArticleDOI
Disclosure of a Neuromorphic Starter Kit
TL;DR: The Neuromorphic Starter Kit as mentioned in this paper is designed to help a variety of research groups perform research, exploration and real-world demonstrations of brain-based, neuromorphic processors and hardware environ-ments.
Proceedings ArticleDOI
Capacitor-Less Memristive Integrate-and-Fire Neuron with Stochastic Behavior
TL;DR: In this paper, an area-efficient non-leaky integrate-and-fire neuron which models membrane potential accumulation with a memristive device instead of a capacitor was proposed.
Posted Content
A Study of Complex Deep Learning Networks on High Performance, Neuromorphic, and Quantum Computers
Thomas E. Potok,Catherine D. Schuman,Steven R. Young,Robert M. Patton,Federico M. Spedalieri,Jeremy Liu,Ke-Thia Yao,Garrett S. Rose,Gangotree Chakma +8 more
TL;DR: It is shown that a quantum computer can find high quality values of intra-layer connections and weights, while yielding a tractable time result as the complexity of the network increases, and a neuromorphic computer can represent the complex topology and weights derived from the other architectures in low power memristive hardware.
Proceedings ArticleDOI
Exploration of CMOS-Memristive Neuromorphic Circuits
TL;DR: A charge sharing based neural network is described which consists of a hybrid of conventional CMOS technology and novel memristors and a training circuit is presented for implementing supervised learning in hardware with low area overhead.
Posted Content
A Secure Back-up and Restore for Resource-Constrained IoT based on Nanotechnology.
TL;DR: A dual layer security protocol (data encryption+integrity check) is established which provides reasonable security to an embedded processor while being very lightweight in terms of area, power, and computation time.