G
George Leroy Bond
Researcher at IBM
Publications - 5
Citations - 114
George Leroy Bond is an academic researcher from IBM. The author has contributed to research in topics: Memory address & Memory buffer register. The author has an hindex of 3, co-authored 5 publications receiving 114 citations.
Papers
More filters
Patent
Memory system with selective assignment of spare locations
TL;DR: In this article, a memory system is provided with a simple flexible control arrangement for assigning locations in an alternate memory as replacements for previously identified defective fault areas in main memory, taking into consideration the defect status of other failure independent bit positions of a data word and the power of the ECC code used in connection with the memory system.
Patent
Multi-bit error scattering arrangement to provide fault tolerant semiconductor static memories
TL;DR: In this article, a fault alignment exclusion method and apparatus is disclosed which operates to prevent the alignment of two or more defective bit storage locations at an address in a memory array, which comprises a plurality (n×m) of separate memory chips arranged in a matrix of n rows and m columns.
Patent
Fault alignment control system and circuits
TL;DR: In this paper, the makeup of memory words is controlled by a memory address permutator that permits up to 2 n! input bit combinations and the particular combinations used in any decoder is dependent on the particular application.
Patent
Multi-bit error scattering arrangement to provide fault tolerant semiconductor memory
TL;DR: In this paper, a fault alignment exclusion method and apparatus is disclosed which operates to prevent the alignment of two or more defective bit storage locations at an address in a memory array, which comprises a plurality (n x m) of separate memory chips (71) arranged in a matrix of n rows and m columns.