G
Glenn T. Colon-Bonet
Researcher at Hewlett-Packard
Publications - 14
Citations - 450
Glenn T. Colon-Bonet is an academic researcher from Hewlett-Packard. The author has contributed to research in topics: Logic gate & Signal. The author has an hindex of 9, co-authored 14 publications receiving 446 citations. Previous affiliations of Glenn T. Colon-Bonet include Intel.
Papers
More filters
Journal ArticleDOI
The implementation of the Itanium 2 microprocessor
S.D. Naffziger,Glenn T. Colon-Bonet,T. Fischer,Reid James Riedlinger,Thomas J Sullivan,T. Grutkowski +5 more
TL;DR: This 64-b microprocessor is the second-generation design of the new Itanium architecture, termed explicitly parallel instruction computing (EPIC), and seeks to extract maximum performance from EPIC by optimizing the memory system and execution resources for a combination of high bandwidth and low latency.
Patent
Methods and apparatus for performing division and square root computations in a computer
TL;DR: In this article, the IEEE rounding standard is used to perform floating-point division and square root computations according to an IEEE rounding scheme. Butler et al. present an apparatus for performing floating point division with IEEE rounding.
Patent
Systems and methods for variable control of power dissipation in a pipelined processor
TL;DR: In this article, a power dissipation controller stalls high-power instructions in order to control the processor's maximum average power disipation by stalling high power instructions through the pipeline of a pipelined processor.
Patent
Faster multiply/accumulator
TL;DR: In this article, a multiplicative accumulator for IEEE 754 format numbers is presented, where the multiplicative output is replaced with a positive two's complement notation of the assumed positive values.
Patent
Self-timed clocking system and method for self-timed dynamic logic circuits
TL;DR: In this article, a clocking system and method for logic blocks having cascaded self-timed dynamic logic gates is provided for a specific implementation, where the speed of logic evaluations is twice the speed for the system clock.