scispace - formally typeset
J

Joan Boyar

Researcher at University of Southern Denmark

Publications -  147
Citations -  3016

Joan Boyar is an academic researcher from University of Southern Denmark. The author has contributed to research in topics: Competitive analysis & Online algorithm. The author has an hindex of 27, co-authored 142 publications receiving 2754 citations. Previous affiliations of Joan Boyar include Odense University & Aarhus University.

Papers
More filters
Book ChapterDOI

Convertible Undeniable Signatures

TL;DR: This work introduces a new concept called convertible undeniable signature schemes, in which release of a single bit string by the signer turns all of his signatures, which were originally undeniable signatures, into ordinary digital signatures.
Book ChapterDOI

A new combinational logic minimization technique with applications to cryptology

TL;DR: The result is, as far as the authors know, the circuit with the smallest gate count yet constructed for this function, and it is experimentally verified that the second step of the technique yields significant improvements over conventional methods when applied to randomly chosen linear transformations.
Journal ArticleDOI

Inferring sequences produced by pseudo-random number generators

TL;DR: Efficient algorithms are given for inferring sequences produced by certain pseudo-random number generators and specific examples of generators having this form are shown to be cryptographically insecure.
Journal ArticleDOI

Logic Minimization Techniques with Applications to Cryptology

TL;DR: The technique can be applied to arbitrary combinational logic problems, and often yields improvements even after optimization by standard methods has been performed, and a special case of the corresponding decision problem is Max SNP-complete, implying limits to its approximability.
Book ChapterDOI

A Small Depth-16 Circuit for the AES S-Box

TL;DR: New techniques for reducing the depth of circuits for cryptographic applications are described and the result, when applied to the AES S-Box, is a circuit with depth 16 and only 128 gates.