J
Jose Pio Pereira
Researcher at NetLogic Microsystems
Publications - 31
Citations - 1266
Jose Pio Pereira is an academic researcher from NetLogic Microsystems. The author has contributed to research in topics: Row & Block (programming). The author has an hindex of 18, co-authored 31 publications receiving 1266 citations.
Papers
More filters
Patent
Content addressable memory with configurable class-based storage partition
TL;DR: In this article, a content addressable memory (CAM) device with a plurality of CAM blocks and a block selection circuit is presented, where each of the CAM blocks includes an array of CAM cells to store data words having a width determined according to a configuration value.
Patent
Method and apparatus for partitioning a content addressable memory device
TL;DR: In this paper, a CAM device having a plurality of CAM blocks is partitioned into a number of individually searchable partitions, where each partition may include one or more CAM blocks of the CAM device.
Patent
Content addressable memory device
TL;DR: In this article, a content addressable memory (CAM) device has a memory, a hash index generator to associate a search value with a unique location within a memory and a compare circuit.
Patent
Selective match line pre-charging in a partitioned content addressable memory array
TL;DR: In this paper, rows of a CAM array are partitioned into first and second row segments, and a first match line segment is pre-charged to enable detection of match conditions within the associated first row segment.
Patent
Hierarchical depth cascading of content addressable memory devices
TL;DR: In this article, a method and apparatus hierarchically cascades a number of memory devices to achieve a balance between the number of match flag inputs and the time required to generate the system match flag.