K
Kayoko Nemoto
Researcher at Hitachi
Publications - 2
Citations - 35
Kayoko Nemoto is an academic researcher from Hitachi. The author has contributed to research in topics: Integrated circuit & Signal. The author has an hindex of 2, co-authored 2 publications receiving 35 citations.
Papers
More filters
Patent
Gate circuit and semiconductor circuit to process low amplitude signals, memory, processor and information processing system manufactured by use of them
Yoji Nishio,Kosaku Hirose,Hideo Hara,Katsunori Koike,Kayoko Nemoto,Tatsumi Yamauchi,Fumio Murabayashi,Hiromichi Yamada +7 more
TL;DR: In this article, the authors proposed a low-amplitude operation for a semiconductor integrated circuit device, where the input signal is made to have a low amplitude to shorten the transition time of input signal, and the integrated circuit devices operating at a low power consumption, without flowing of breakthrough current, despite entry of the input signals featuring low amplitude operations, including a gate circuit, memory and processor.
Patent
Gate circuit, semiconductor integrated circuit, semiconductor storage circuit and semiconductor integrated circuit device using them, information processing device using them
Hideo Hara,Kosaku Hirose,Katsunori Koike,Fumio Murabayashi,Kayoko Nemoto,Yoji Nishio,Hiromichi Yamada,Tatsumi Yamauchi,英夫 原,勝則 小池,辰美 山内,弘道 山田,晃作 廣瀬,文夫 村林,佳代子 根本,洋二 西尾 +15 more
TL;DR: In this paper, the authors proposed to obtain a semiconductor integrated circuit operating with a low power consumption by constituting a data output part and a data input part to be connected with data lines by a single FET and preventing a through current from flowing while making the load capacitance of data lines small.