scispace - formally typeset
Patent

Gate circuit and semiconductor circuit to process low amplitude signals, memory, processor and information processing system manufactured by use of them

Reads0
Chats0
TLDR
In this article, the authors proposed a low-amplitude operation for a semiconductor integrated circuit device, where the input signal is made to have a low amplitude to shorten the transition time of input signal, and the integrated circuit devices operating at a low power consumption, without flowing of breakthrough current, despite entry of the input signals featuring low amplitude operations, including a gate circuit, memory and processor.
Abstract: 
The object of the present invention to provide a semiconductor integrated circuit device wherein the input signal is made to have a low amplitude to shorten transition time of the input signal, said integrated circuit device operating at a low power consumption, without flowing of breakthrough current, despite entry of the input signal featuring low-amplitude operations, and said integrated circuit device comprising a gate circuit, memory and processor. When input signal is supplied through the NMOS pass transistor, said input signal is input to the gate of the first NMOS transistor, and at the same time, is input into the gate of the first PMOS transistor which performs complementary operation with said first NMOS transistor through the second NMOS transistor; said first PMOS gate is connected to the power supply potential through the second PMOS transistor, and the gate of the said second NMOS transistor is connected to the power supply potential; wherein the gate of the said second PMOS transistor gate is controlled by the signal which is connected with both the drain of the said first NMOS transistor and the drain of the said first PMOS transistor.

read more

Citations
More filters
Patent

Semiconductor device, and manufacturing method thereof

TL;DR: In this article, the oxide semiconductor film has at least a crystallized region in a channel region, which is defined as a region of interest (ROI) for a semiconductor device.
Patent

Logic circuit utilizing pass transistors and logic gate

TL;DR: In this paper, a logic circuit combines a plurality of pass-transistor logic trees and a multiple-input logic gate for receiving intermediate logic signals from the respective pass transistor logic tree, and can express a complex logical operation while decreasing the number of stages in pass transistors and improving operation speed.
Patent

Semiconductor Integrated circuit

TL;DR: In this article, a semiconductor integrated circuit (SIC) has a central processing unit and a rewritable nonvolatile memory area disposed in an address space of the SIC.
Patent

Dynamic logic circuit

TL;DR: In this paper, a high-speed dynamic logic circuit with high tolerance to noise includes pMOS and nMOS transistors constructing a buffer, which is connected to an internal dynamic node, for driving an output terminal.
Patent

Shift register and semiconductor display device

Mitsuaki Osame, +1 more
TL;DR: In this article, a shift register with a plurality of stages of flip-flop circuits was proposed, each of which includes a clocked inverter and a transmission gate, which can operate normally while suppressing a delay of signal and rounding of waveform.
References
More filters
Patent

Voltage translation and overvoltage protection

TL;DR: In this article, a voltage translator is provided that translates a lower voltage to a higher voltage, for example, a 3.3V voltage to 5.0V voltage, when the voltage on the bus connected to the output terminal exceeds the power supply voltage.
Patent

Dynamic random access memory

TL;DR: In this paper, a dynamic random access memory (DRAM) is defined, which includes a dynamic memory cell having a transfer N-channel MOS transistor and a capacitive element for storing data which is connected to the word line.
Patent

Driving circuit for integrated circuit semiconductor memory

TL;DR: In this article, an improved driving circuit was proposed for an integrated circuit semiconductor memory which operates on low power supply voltage, such as 5 volts, employing field effect transistors coupled with bootstrap capacitor devices and responsive to an input pulse for supplying, at its output terminal, a pulse having a peak voltage potential substantially equal to the power input voltage value despite the inherent threshold voltage drops of the field effects utilized.
Patent

Cmos high voltage switch

TL;DR: In this article, two switches are provided to a semiconductor circuit which includes cascade connected first circuit section and second circuit section, each having an inverter formed by complementary transistors connected between a power terminal and a grounding terminal.
Patent

Input buffer circuit

TL;DR: In this paper, a first insulated-gate field-effect transistor (IGFET) having its conduction path connected between a first power terminal and an output terminal and a second IGFET of complementary conductivity to said first IGFET connected between the output terminal, and a selectively enabled level shift means coupled between the gate electrodes of the first and second gate electrodes, functions to substantially reduce the turn-on potential across the first transistor and to drive it off or to a high impedance state when a turnon signal is applied to the second transistor.