L
Limor Fix
Researcher at Intel
Publications - 22
Citations - 980
Limor Fix is an academic researcher from Intel. The author has contributed to research in topics: Model checking & Formal verification. The author has an hindex of 11, co-authored 22 publications receiving 956 citations. Previous affiliations of Limor Fix include Cornell University.
Papers
More filters
Book ChapterDOI
Benefits of Bounded Model Checking at an Industrial Setting
Fady Copty,Limor Fix,Ranan Fraer,Enrico Giunchiglia,Gila Kamhi,Armando Tacchella,Moshe Y. Vardi +6 more
TL;DR: The usefulness of Bounded Model Checking based on propositional satisfiability (SAT) methods for bug hunting has already been proven in several recent work, but two industrial strength systems performing BMC for both verification and falsification are presented.
Book ChapterDOI
The ForSpec Temporal Logic: A New Temporal Property-Specification Language
Roy Armoni,Limor Fix,Alon Flaisher,Rob Gerth,Boris Ginsburg,Tomer Kanza,Avner Landver,Sela Mador-Haim,Eli Singerman,Andreas Tiemeyer,Moshe Y. Vardi,Yael Zbar +11 more
TL;DR: The ForSpec Temporal Logic (FTL) is the new temporal property-specification logic of ForSpec, Intel's new formal specification language and includes constructs that enable the user to model multiple clock and reset signals, which is useful in the verification of hardware design.
Proceedings ArticleDOI
Scheduling threads for constructive cache sharing on CMPs
Shimin Chen,Phillip B. Gibbons,Michael Kozuch,Vasileios Liaskovitis,Anastassia Ailamaki,Guy E. Blelloch,Babak Falsafi,Limor Fix,Nikos Hardavellas,Todd C. Mowry,Christopher B. Wilkerson +10 more
TL;DR: This is the first paper demonstrating the effectiveness of PDF on real benchmarks, providing a direct comparison between PDF and WS, revealing the limiting factors for PDF in practice, and presenting an approach for overcoming these factors.
Proceedings ArticleDOI
Log-based architectures for general-purpose monitoring of deployed code
Shimin Chen,Babak Falsafi,Phillip B. Gibbons,Michael Kozuch,Todd C. Mowry,Radu Teodorescu,Anastassia Ailamaki,Limor Fix,Gregory R. Ganger,Bin Lin,Steven W. Schlosser +10 more
TL;DR: This brief note proposes adding hardware support for logging a main program's trace and delivering it to another (otherwise idle) processing core for inspection, and advocates Log-Based Architectures (LBA) that exploit such on-chip resources to dramatically reduce the overhead of runtime program monitoring.
Book ChapterDOI
Fifteen Years of Formal Property Verification in Intel
TL;DR: The evolution and the success of model checking systems in Intel are reviewed and the many challenges and learning that have resulted from changing how hardware validation is performed in Intel to include formal property verification are summarized.