M
Masayuki Nakamura
Researcher at Hitachi
Publications - 65
Citations - 658
Masayuki Nakamura is an academic researcher from Hitachi. The author has contributed to research in topics: Sense amplifier & Voltage. The author has an hindex of 14, co-authored 65 publications receiving 656 citations. Previous affiliations of Masayuki Nakamura include Elpida Memory, Inc..
Papers
More filters
Patent
Dynamic RAM and information processing system using the same
Masayuki Nakamura,Takayuki Kawahara,Kazuhiko Kajigaya,Kazuyoshi Oshima,Tsugio Takahashi,Hiroshi Otori,Tetsuro Matsumoto +6 more
TL;DR: In this paper, a sense amplifier compensating for the disparities of characteristics for paired MOSFET's was used to increase the parasitic capacitance of the bit lines to at least 20 times the capacitance.
Patent
Semiconductor device, such as a synchronous DRAM, including a control circuit for reducing power consumption
TL;DR: In this article, a semiconductor device consisting of a plurality of memory banks and power supply circuits corresponding to the memory banks is activated by an activating command and the remaining power supply circuit is deactivated.
Journal ArticleDOI
A 29-ns 64-Mb DRAM with hierarchical array architecture
Masayuki Nakamura,Tsugio Takahashi,Takesada Akiba,Goro Kitsukawa,M. Morino,T. Sekiguchi,Isamu Asano,K. Komatsuzaki,Yoshitaka Tadaki,C. Songsu,K. Kajigaya,T. Tachibana,K. Satoh +12 more
TL;DR: In this article, a 64-Mb DRAM with hierarchical array architecture was developed for consistent high yields and high speed, a CMOS segment driver circuit was used as a hierarchical word line scheme.
Patent
Semiconductor integrated circuit device and a manufacturing method thereof
TL;DR: In this paper, the aspect ratio of the contact hole formed over the pad layer was reduced by using a pad layer formed of the third conductive film to connect a transistor in a direct peripheral circuit arranged close to a memory array.
Patent
Dynamic RAM, dynamic RAM plate voltage setting method, and information processing system
TL;DR: In this article, a dynamic RAM enhanced in integration and storage capacity, a method of setting a plate voltage of the dynamic RAM, and an information processing system reduced in size and enhanced in performance are provided.