T
Toshikazu Tachibana
Researcher at Hitachi
Publications - Â 8
Citations - Â 208
Toshikazu Tachibana is an academic researcher from Hitachi. The author has contributed to research in topics: Electronic circuit & Subthreshold conduction. The author has an hindex of 7, co-authored 8 publications receiving 207 citations.
Papers
More filters
Journal ArticleDOI
256-Mb DRAM circuit technologies for file applications
Goro Kitsukawa,Masashi Horiguchi,Yoshiki Kawajiri,Takayuki Kawahara,Takesada Akiba,Yasushi Kawase,Toshikazu Tachibana,T. Sakai,Mayu Aoki,Shoji Shukuri,Kazuhiko Sagara,Ryo Nagai,Yuzuru Ohji,Norio Hasegawa,Natsuki Yokoyama,T. Kisu,Hiroki Yamashita,Tokuo Kure,Takashi Nishida +18 more
TL;DR: In this article, a self-reverse-biasing circuit for word drivers and decoders is proposed to suppress the subthreshold current to 3% of the conventional scheme, and a subarray-replacement redundancy technique that doubles chip yield and consequently reduces manufacturing costs.
Patent
Semiconductor integrated circuit having a stand-by current reducing circuit
Takayuki Kawahara,Yoshiki Kawajiri,Takesada Akiba,Masashi Horiguchi,Takao Watanabe,Goro Kitsukawa,Yasushi Kawase,Toshikazu Tachibana,Masakazu Aoki +8 more
TL;DR: In this article, a switching transistor is set in such a way that a leakage current of the switching transistor making up a power source switch which is turned off in a stand-by state is smaller than the sum total of sub-threshold currents of P-channel or N-channel MOS transistors in an off state of a plurality of CMOS circuits.
Proceedings ArticleDOI
256 Mb DRAM technologies for file applications
Goro Kitsukawa,Masashi Horiguchi,Y. Kawaijiri,Takayuki Kawahara,T. Aikiba,Yasushi Kawase,Toshikazu Tachibana,T. Sakai,Mayu Aoki,Shoji Shukuri,Kazuhiko Sagara,Ryo Nagai,Norio Hasegawa,Natsuki Yokoyama,T. Kisu,Hiroki Yamashita,Tokuo Kure,Takashi Nishida +17 more
TL;DR: The authors describe 256-Mb DRAM (dynamic random access memory) technologies for file applications and a subthreshold-current limiting scheme for word drivers, which features subarray-by-subarray replacement instead of the conventional line- by-line replacement.
Patent
Semiconductor integrated circuit device and a manufacturing method thereof
TL;DR: In this paper, the aspect ratio of the contact hole formed over the pad layer was reduced by using a pad layer formed of the third conductive film to connect a transistor in a direct peripheral circuit arranged close to a memory array.
Patent
Semiconductor device output buffer circuit for LSI
TL;DR: In this article, a gate of a low-level output MOS transistor in a semiconductor device with a plurality of output circuits is used to prevent a potential difference between the ground wiring line and the gate of the low level output-MOS transistor.