scispace - formally typeset
M

Matthew Gaudet

Researcher at IBM

Publications -  12
Citations -  507

Matthew Gaudet is an academic researcher from IBM. The author has contributed to research in topics: Transactional memory & Compiler. The author has an hindex of 6, co-authored 12 publications receiving 452 citations. Previous affiliations of Matthew Gaudet include University of Alberta.

Papers
More filters
Proceedings ArticleDOI

Evaluation of Blue Gene/Q hardware support for transactional memories

TL;DR: An extensive evaluation of the STAMP benchmarks on BG/Q is the first of its kind in understanding characteristics of running coarse-grained TM workloads on HTMs and reveals several interesting insights on the overhead and the scalability of BG/ Q HTM with respect to sequential execution, coarse-grain locking, and software TM.
Proceedings ArticleDOI

Subsampling for efficient and effective unsupervised outlier detection ensembles

TL;DR: Subsampling is proposed and studied as a technique to induce diversity among individual outlier detectors and it is shown analytically and experimentally that an outlier detector based on a subsample per se can already improve upon the results of the sameoutlier detector on the complete dataset.
Proceedings ArticleDOI

Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8

TL;DR: There is no single HTM system that is more scalable than the others in all of the benchmarks, there are measurable performance differences among the HTM systems in some benchmarks, and eachHTM system has its own implementation characteristics that limit its scalability.
Journal ArticleDOI

Software Support and Evaluation of Hardware Transactional Memory on Blue Gene/Q

TL;DR: The study reveals several interesting insights on the overhead and the scalability of BG/Q HTM with respect to sequential execution, coarse-grain locking, and software TM.
Journal ArticleDOI

Study of hardware transactional memory characteristics and serialization policies on Haswell

TL;DR: This detailed performance study provides insights on the constraints imposed by the Intel's Transaction Synchronization Extension (Intel's TSX) and introduces a simple, but efficient policy for guaranteeing forward progress on top of the best-effort Intel's HTM which was critical to achieving performance.