The present disclosure pertains to an image-processing device and method that make it possible to suppress block noise. A βLUT_input calculator and a clip processor determine βLUT_input, which is a value inputted to an existing-β generator and an expanded-β generator. When the value of βLUT_input qp from the clip processor is 51 or less, the existing-β generator determines β using a LUT conforming to the HVEC standard, and supplies same to a filter process determination unit. When the value of βLUT_input qp from the clip processor is larger than 51, the expanded-β generator determines the expanded β and supplies same to the filter process determination part. This disclosure, for example, can be applied to an image processing device.

Image processing device and method

This expanded and thoroughly revised edition of Thomas H. Lee's acclaimed guide to the design of gigahertz RF integrated circuits features a completely new chapter on the principles of wireless systems. The chapters on low-noise amplifiers, oscillators and phase noise have been significantly expanded as well. The chapter on architectures now contains several examples of complete chip designs that bring together all the various theoretical and practical elements involved in producing a prototype chip. First Edition Hb (1998): 0-521-63061-4 First Edition Pb (1998); 0-521-63922-0

The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES

Process and temperature robust voltage multiplier design for RF energy harvesting

In this paper, a variation-aware and reliable design of a fully integrated radio frequency (RF) bandpass filter realized using a voltage differencing transconductance amplifier is presented. The filter is characterized by its high frequency operation, low power consumption, high quality factor, and it is insensitive to process, voltage, and temperature variations. Sensitivity analysis has been performed to analyze the circuit performance in the presence of parasitics. The inductor-less approach finds its application in integrated building blocks of RF front ends, thus eliminating the requirement of off-chip filters in transceivers. Centered at 2.511 GHz and operating within the 36.21 MHz 3-dB bandwidth, the filter draws 0.168 mA from a ±1 V power supply, attains a voltage gain of 72.6 dB, a quality factor of 69.34 and noise figure of ~29.6 dB. In addition, it has a dynamic range of 125.84 dB-Hz and a 1-dB compression of −1.5 dBm which translates into a figure of merit as high as 94 dB.

A 2.5 GHz Low Power, High- ${Q}$ , Reliable Design of Active Bandpass Filter

When conventional biasing topologies are employed, near sub-threshold operated amplifiers show large performance deviations under unavoidable PVT variations. Moreover, these effects become severe when these circuits are implemented in sub-nanometer technologies. This paper introduces a new type of compensation technique to realize a reliable low voltage, low-noise amplifier that is achieved by stabilizing the core device trans-conductance $(g_{m})$ . To minimize the $g_{m}$ variation, the proposed technique uses an error voltage generated by comparing the LNA current with a stable constant current reference (CCR). Not only the compensation circuits, a new low-voltage self-biased CCR source is also introduced which is based on conventional $\beta$ multiplier that can operate with a voltage as low as 0.4 V with a resulting TC (temperature coefficient) of 118 ppm/ $^{\circ}{\rm C}$ for typical-typical corner case. The $g_{m}$ and $S_{21}$ of the compensated 65 nm LNA core device shows 8 $\times$ times lower variations compared to that of a conventional one when temperature varies from $-$ 20 to $+110^{\circ}{\rm C}$ and with the consideration of five process corner cases. Finally, Monte Carlo estimation for both process and mismatch shows 34% reduction in standard deviation of $S_{21}$ and 20% improvement in yield compared to a conventionally biased LNA. The compensated LNA with all its accessories consumes only 402 $\mu{\rm W}$ power when operated at a supply voltage of 0.6 V.

A New PVT Compensation Technique Based on Current Comparison for Low-Voltage, Near Sub-Threshold LNA

Temperature and process variations have become key issues in the design of integrated circuits using deep submicron technologies. In RF front-end circuitry, many characteristics must be compensated in order to maintain acceptable performance across all process corners and throughout the temperature range. This paper proposes a new technique consisting of a compensation circuit that adapts and generates the appropriate bias voltage for LNAs and mixers so that the variability with temperature and process corners of their main performance metrics (S-parameters, gain, noise figure, etc.) is minimized.

/pdf/process-and-temperature-compensation-for-rf-low-noise-5fznlzt1ri.pdf

Process and Temperature Compensation for RF Low-Noise Amplifiers and Mixers

A sub-pixel generating apparatus includes a first and a second calculating sections configured to execute an average value calculation for pixel values of a plurality of pixels in an image, with a round-up process and with a round-down process, respectively; and a selecting section configured to generate an interpolated pixel, by at least one selection process among a first selection process configured to select the round-up process or the round-down process depending on a position of the interpolated pixel, a second selection process configured to select the round-up process or the round-down process for each coding prediction method, and a third selection process configured to select the round-up process or the round-down process for each average value calculation if the interpolated pixel is obtained by a plurality of the average value calculations.

Sub-pixel generating apparatus, sub-pixel generating method and storage medium, as well as motion compensating apparatus

PROBLEM TO BE SOLVED: To improve image quality by suppressing accumulation of round-off errors at interpolation processing. SOLUTION: A sub-pixel generation apparatus 22 includes: a first operation unit for executing average-value calculation for pixel values of a plurality of pixels in an image by round-up processing; a second operation unit for executing average-value calculation for pixel values of the plurality of pixels in the image by round-down processing; and a selection unit for generating interpolation pixels by at least one switchover processing out of a first switchover processing for switching between round-up processing and round-down processing according to positions of the interpolation pixels for interpolation in the image, a second switchover processing for switching between round-up processing and round-down processing for each encoding prediction method set in the image, and a third switchover processing for switching between round-up processing and round-down processing for each average-value calculation when the interpolation pixels are derived by a plurality of times of average-value calculations. COPYRIGHT: (C)2010,JPO&INPIT

Milosz Sroka

Papers

Process and Temperature Compensation for RF Low-Noise Amplifiers and Mixers

Sub-pixel generating apparatus, sub-pixel generating method and storage medium, as well as motion compensating apparatus

Apparatus and method for generating sub-pixel, and motion compensating apparatus