scispace - formally typeset
N

Naoki Sakurai

Researcher at Hitachi

Publications -  79
Citations -  807

Naoki Sakurai is an academic researcher from Hitachi. The author has contributed to research in topics: Insulated-gate bipolar transistor & Voltage. The author has an hindex of 17, co-authored 79 publications receiving 806 citations.

Papers
More filters
Patent

Semiconductor integrated circuit unit

TL;DR: A semiconductor integrated circuit unit, suitable for the control of a motor, has an integrated structure within the same semiconductor substrate, comprising an inverter circuit, drive circuits for driving the switching elements of the inverter circuits, an internal power source circuit for supplying power to the drive circuits which drive the upper arm side of the inverted circuit, and a logical circuit for transmitting a signal to drive circuits that drive the lower arm of an inverted circuit as discussed by the authors.
Patent

Trench gate type semiconductor device with current sensing cell

TL;DR: In this article, a trench gate type semiconductor device with a current sensing cell is composed so that the orientation of crystal face at side walls of trenches forming channels of trench gates in a main cell is equal or almost equal, or equivalent or almost equivalent to the orientation in the sensing cell.
Patent

Computer file system

TL;DR: In this paper, the assignment relation copy device is used to copy the file management data of a high-ranking or low-ranking file management table into another high ranking or low ranking table.
Patent

Semiconductor schottky device with pn regions

TL;DR: In this paper, the first diode is constituted by a first semiconductor region of one conductive type and another conductive region of the other conductive kind provided so as to be in contact through a Schottky barrier with the one main electrode.
Patent

Lateral insulated gate bipolar transistor

TL;DR: In this article, a lateral insulated-gate bipolar transistor has a drift region having therein a base layer and a collector layer, and the ratio of their resistances per unit length is in the range of 0.5 to 2.