N
Nicola Nicolici
Researcher at McMaster University
Publications - 136
Citations - 3588
Nicola Nicolici is an academic researcher from McMaster University. The author has contributed to research in topics: Design for testing & Automatic test pattern generation. The author has an hindex of 32, co-authored 134 publications receiving 3528 citations. Previous affiliations of Nicola Nicolici include University of Southampton.
Papers
More filters
Proceedings ArticleDOI
On Supporting Sequential Constraints for On-Chip Generation of Post-silicon Validation Stimuli
Xiaobing Shi,Nicola Nicolici +1 more
TL;DR: This paper presents a method to extend the existing work for on-chip generation of functionally-compliant randomized sequences with support for sequential constraints for post-silicon validation.
Proceedings ArticleDOI
In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation
Zahra Lak,Nicola Nicolici +1 more
TL;DR: This paper introduces a new clock tuning mechanism that operates on-the-fly and it maintains the maximum achievable performance in-system for each circuit sample affected by ageing.
Proceedings ArticleDOI
Embedded compact deterministic test for IP-protected cores
TL;DR: StreamBIST facilitates reduction in volume of test data, testing time, tester channel capacity requirements and it can seamlessly be integrated into the existing tool flows for modular system-on-a-chip (SOC) testing.
Proceedings ArticleDOI
On concurrent test of wrapped cores and unwrapped logic blocks in SOCs
Qiang Xu,Nicola Nicolici +1 more
TL;DR: A new test scheduling algorithm, which facilitates concurrent test of both unwrapped logic blocks and wrapped cores, is proposed and experiments show that it outperforms a previous approach when the available number of tester channels and/or the number of unwrapping logic blocks are small.
Proceedings ArticleDOI
Register-transfer level functional scan for hierarchical designs
TL;DR: It is shown how tight timing constraints for design-for-test (DFT) planning at RTL can improve the performance of a circuit, when compared to its gate level counterpart, without any loss in testability.