O
O.A. Olukotun
Researcher at University of Michigan
Publications - 12
Citations - 352
O.A. Olukotun is an academic researcher from University of Michigan. The author has contributed to research in topics: Cache & Hypercube. The author has an hindex of 7, co-authored 12 publications receiving 350 citations.
Papers
More filters
Proceedings ArticleDOI
CheckT/sub c/ and minT/sub c/: timing verification and optimal clocking of synchronous digital circuits
TL;DR: Two CAD tools, checkT/sub c/ and minT/ sub c/, for timing verification and optimal clocking are introduced, based on a new timing model of synchronous digital circuits, which is general enough to handle arbitrary multiphase clocking.
Journal ArticleDOI
Analysis and design of latch-controlled synchronous digital circuits
TL;DR: The equivalence of the nonlinear optimal cycle time calculation problem to an associated and simpler linear programming (LP) problem is proved and a LP-based algorithm which is guaranteed to obtain the optimal cycleTime for arbitrary circuits controlled by a general class of multiphase overlapped clocks is presented.
Proceedings ArticleDOI
Analysis and design of latch-controlled synchronous digital circuits
TL;DR: An LP-based algorithm is presented which is guaranteed to obtain the optimal cycle time for arbitrary circuits controlled by a general class of multi-phase overlapped clocks.
Proceedings ArticleDOI
A Preliminary Investigation into Parallel Routing on a Hypercube Computer
O.A. Olukotun,Trevor Mudge +1 more
TL;DR: This paper describes an experiment in which parallel routing is performed on a medium grained hypercube parallel processor having 64 processing elements and was able to route 95 % of the wires using a standard benchmark.
Journal ArticleDOI
The design of a microsupercomputer
Trevor Mudge,Richard B. Brown,W.P. Birmingham,J.A. Dykstra,Ayman Kayssi,R.J. Lomax,O.A. Olukotun,Karem A. Sakallah,R.A. Milano +8 more
TL;DR: A description is given of work to develop a prototype microcomputer that will realize the best of both the supercomputer and the microprocessor traditions by using GaAs MESFET enhancement/depletion direct-coupled FET logic, a high-speed technology that has good integration density, and state-of-the-art packaging technology to prevent chip crossings from dominating the overall speed of the system.