P
Paul Winer
Researcher at Intel
Publications - 38
Citations - 468
Paul Winer is an academic researcher from Intel. The author has contributed to research in topics: Integrated circuit & Layer (electronics). The author has an hindex of 12, co-authored 38 publications receiving 467 citations. Previous affiliations of Paul Winer include Sony Broadcast & Professional Research Laboratories.
Papers
More filters
Patent
Substrate interconnect for power distribution on integrated circuits
TL;DR: In this paper, a backside interconnect structure is used to deliver power through the substrate to the front side of an integrated circuit, where one or more power planes are formed on the backside of the substrate and coupled to power nodes on the front-side by deep vias in the substrate.
Patent
Flip-chip having an on-chip decoupling capacitor
TL;DR: A flip-chip with a decoupling capacitor electrically coupled to the backside of the circuit element is described in this paper, where a semiconductor substrate has first and second opposing surfaces with circuit elements formed within the first surface.
Journal ArticleDOI
Application of advanced micromachining techniques for the characterization and debug of high performance microprocessors
TL;DR: In this article, a combination of new micromachining techniques for directly accessing metal signals from the backside of the chip is presented, which can be used to perform circuit edits and bug fixes on the silicon while it is packaged in the flip chip package.
Patent
Method and apparatus for synchronizing a mode locked laser with a device under test
Paul Winer,Mario J. Paniccia +1 more
TL;DR: In this article, a method and an apparatus for synchronizing a mode-locked laser with a device under test is presented, which enables the optical testing of integrated circuits to be performed and waveform measurements to be acquired from a DUT at random operating frequencies.
Patent
Method of accessing the circuitry on a semiconductor substrate from the bottom of the semiconductor substrate
TL;DR: In this article, a semiconductor substrate is coupled to a second substrate at a plurality of solder interconnections disposed between the first and the second set of bond pads corresponding to the first set.