Patent
Substrate interconnect for power distribution on integrated circuits
Reads0
Chats0
TLDR
In this paper, a backside interconnect structure is used to deliver power through the substrate to the front side of an integrated circuit, where one or more power planes are formed on the backside of the substrate and coupled to power nodes on the front-side by deep vias in the substrate.Abstract:
A backside interconnect structure is used to deliver power through the substrate to the front side of an integrated circuit. One or more power planes are formed on the backside of the substrate and coupled to power nodes on the front side by deep vias in the substrate. In a specific embodiment of the invention, power planes are coupled through the substrate to front side metal lines, well taps and external connection points. Placing power planes on the opposite side of the substrate from the signal interconnects allows the use of low dielectric constant materials between signal lines, while using high dielectric constant materials between power planes thus increasing decoupling capacitance without increasing parasitic capacitance between signal lines.read more
Citations
More filters
Patent
Semiconductor device and method of manufacturing the same, and electronic apparatus
TL;DR: In this paper, a back-illuminated solid-state imaging device is manufactured by bonding a first semiconductor wafer with a pixel array in a half-finished product state and a second semiconductor with a logic circuit with a single-input single-output (SIMO) module in a complete state together.
Patent
Semiconductor with through-substrate interconnect
Kyle K. Kirby,Kunal R. Parekh +1 more
TL;DR: In this paper, the authors describe a metal interconnect extending vertically through a portion of the device to the back side of a semiconductor substrate, where a top region of the interconnect is located vertically below a horizontal plane containing a metal routing layer.
Patent
Ultra-thin die and method of fabricating same
David P. Mancini,Young Sir Chung,William J. Dauksher,Donald Weston,Steven R. Young,Robert W. Baird +5 more
TL;DR: In this article, a method of processing a semiconductor substrate is disclosed whereby the substrate is thinned, and the dice formed on the substrate are singulated by a common process.
Patent
Method for bonding wafers to produce stacked integrated circuits
TL;DR: In this article, a basic building block for wafer scale stacked integrated circuits is disclosed, which includes a circuit layer sandwiched between a buffer layer and a dielectric layer, each of which has a top side and bottom side, the bottom side being in contact with the circuit layer.
Patent
Integrated circuit with improved interconnect structure and process for making same
TL;DR: A semiconductor die and an associated low-resistance interconnect located primarily on the bottom surface of such die is disclosed in this paper, providing a flexible packaging structure permitting easy interconnected with other integrated circuits; in this manner, a number of such circuits can be stacked to create high circuit density multi-chip modules.
References
More filters
Patent
Method for fabricating a semiconductor interconnect with laser machined electrical paths through substrate
TL;DR: In this article, an interconnect for semiconductor components such as dice, wafers and chip scale packages is provided, which includes a substrate, and patterns of contacts formed on a face side of the substrate adapted to electrically engage external contacts (e.g., bond pads, solder bumps) on the components.
Patent
Semiconductor structure having island forming grooves
TL;DR: A semiconductor substrate comprises a foundation, a semiconductor monocrystalline film formed on the foundation, and a high-melting point metal film or a highmelting-point metal alloy film disposed in at least part of a region between the semiconductor polysilicon film and the foundation.
Patent
Isfet sensor and method of manufacture
TL;DR: In this article, an ISFET structure and a method for manufacturing that structure such that external electrical contact to the P+ source and drain regions is made through individual holes etched from the back to the source or drain regions with sidewall isolation being provided in the holes and metallization covering the surface of said sidewalls and extending to contact pads on the back.
Patent
Method of forming a perovskite structure semiconductor capacitor
Jeong-Min Seon,Kim Hoan-Myeong +1 more
TL;DR: In this article, a semiconductor capacitor is made from a fabrication method which includes a step for forming an insulation film having a contact hole so that a portion of a substrate is exposed there.
Patent
Semiconductor device provided with surface grounding conductor for covering surfaces of electrically insulating films
Toshikazu Imaoka,Nobuaki Imai +1 more
TL;DR: In this article, a semiconductor device provided with two opposing surfaces opposing to each other and having a circuit including a transistor having a plurality of electrodes, the circuit is formed on at least one of the two surfaces.