R
Ren-Song Tsay
Researcher at National Tsing Hua University
Publications - 83
Citations - 1815
Ren-Song Tsay is an academic researcher from National Tsing Hua University. The author has contributed to research in topics: Synchronization (computer science) & Overhead (computing). The author has an hindex of 18, co-authored 80 publications receiving 1797 citations. Previous affiliations of Ren-Song Tsay include University of California, Berkeley & IBM.
Papers
More filters
Book ChapterDOI
Exact zero skew
TL;DR: An exact zero skew clock routing algorithm using the Elmore delay model is presented, ideal for hierarchical methods of constructing large systems that can be constructed in parallel and independently, and then interconnected with exactly zero skew.
Journal ArticleDOI
An exact zero-skew clock routing algorithm
TL;DR: An exact zero-skew clock routing algorithm using the Elmore delay model is presented, ideal for hierarchical methods of constructing large systems that can be constructed in parallel and independently, then interconnected with exact zero skew.
Patent
Simulation/emulation system and method
Ping-sheng Tseng,Sharon Sheau-Pyng Lin,Quincy Kun-Hsu Shen,Richard Yachyang Sun,Mike Mon Yen Tsai,Ren-Song Tsay,Steven Wang +6 more
TL;DR: The SEmulation system as mentioned in this paper provides four modes of operation: (1) Software Simulation, (2) Simulation via Hardware Acceleration, (3) In-Circuit Emulation (ICE), and (4) Post-Simulation Analysis.
Journal ArticleDOI
PROUD: a sea-of-gates placement algorithm
TL;DR: An efficient method is proposed for placing modules in large and highly complex sea-of-gates chips that include preplaced I/O pads and macrocells that repeatedly solves sparse linear equations.
Patent
Simulation server system and method
Steven Wang,Ping-sheng Tseng,Sharon Sheau-Pyng Lin,Ren-Song Tsay,Richard Yachyang Sun,Quincy Kun-Hsu Shen,Mike Mon Yen Tsai +6 more
TL;DR: The SEmulation system as mentioned in this paper provides four modes of operation: (1) Software Simulation, (2) Simulation via Hardware Acceleration, (3) In-Circuit Emulation (ICE), and (4) Post-Simulation Analysis.