S
Santolo Daliento
Researcher at University of Naples Federico II
Publications - 129
Citations - 1664
Santolo Daliento is an academic researcher from University of Naples Federico II. The author has contributed to research in topics: Photovoltaic system & Maximum power point tracking. The author has an hindex of 23, co-authored 118 publications receiving 1364 citations. Previous affiliations of Santolo Daliento include Information Technology University.
Papers
More filters
Proceedings ArticleDOI
Modulation technique for grid-tied PV multilevel inverter
Marino Coppola,Pierluigi Guerriero,F. Di Napoli,Adolfo Dannier,Santolo Daliento,Diego Iannuzzi,A. Del Pizzo +6 more
TL;DR: In this article, a grid-tied PV (Photovoltaic) Cascaded H-bridge inverter is analyzed and a particular attention is paid to the different modulation techniques wellsuited for this configuration.
Journal ArticleDOI
Recombination centers identification in very thin silicon epitaxial layers via lifetime measurements
TL;DR: In this article, a new test structure for the recombination lifetime profile measurement has been designed and applied, for the first time, to characterize very thin (4 /spl mu/m) silicon epitaxial layers.
Proceedings ArticleDOI
A new bypass circuit for hot spot mitigation
TL;DR: In this article, a series connected power MOSFET is used to sustain part of the reverse voltage developing across the shaded solar cell, resulting in an appealing advantage with respect to other active bypass circuits.
Proceedings ArticleDOI
Accurate analysis of small shadows effects on photovoltaic systems yield
TL;DR: In this paper, the effects of small shadows are accurately analyzed with reference to two special cases, a TV antenna and self-shading, based on the interaction between highly specialized and powerful software, AUTOCAD, MATLAB and PSpice.
Proceedings ArticleDOI
TCAD model calibration for the SiC/SiO 2 interface trap distribution of a planar SiC MOSFET
TL;DR: In this paper, an accurate calibration of the TCAD model of a commercial SiC MOSFET is only possible by considering a non-uniform trap distribution along the SiO 2 SiC interface.