scispace - formally typeset
S

Sayed Masoud Sayedi

Researcher at Isfahan University of Technology

Publications -  73
Citations -  555

Sayed Masoud Sayedi is an academic researcher from Isfahan University of Technology. The author has contributed to research in topics: CMOS & Pixel. The author has an hindex of 11, co-authored 69 publications receiving 463 citations.

Papers
More filters
Journal ArticleDOI

FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm

TL;DR: The architecture of the AES algorithm is implemented in the gate level by high-speed and breakable structures that are desirable for the 2-slow retiming that achieves a high throughput of 86Gb/s and high maximum operation frequency of 671.524MHz.
Journal ArticleDOI

High-speed hardware architecture of scalar multiplication for binary elliptic curve cryptosystems

TL;DR: In this article, a hardware architecture of scalar multiplication based on Montgomery ladder algorithm for binary elliptic curve cryptography is presented, where the point addition and point doubling are performed in parallel by only three pipelined digit-serial finite field multipliers.
Journal ArticleDOI

Effect of silver additive on electrical conductivity and methane sensitivity of SnO2

TL;DR: In this paper, a composite powder of tin oxide (SnO2) and silver (Ag) clusters was prepared by a simple and cost effective method of reducing their aqueous mixture with sodium borohydride (NaBH4).
Journal ArticleDOI

A Comprehensive Survey on Human Skin Detection

TL;DR: Survey of applications, color spaces, methods and their performances, compensation techniques and benchmarking datasets on human skin detection topic, covering the related researches within more than last two decades is provided.
Journal ArticleDOI

High-performance and high-speed implementation of polynomial basis Itoh–Tsujii inversion algorithm over GF(2 m )

TL;DR: High-performance and high-speed field-programmable gate array (FPGA) implementations of polynomial basis Itoh–Tsujii inversion algorithm (ITA) over GF(2 m) constructed by irreducible trinomials and pentanomials are presented and improvement in the proposed architecture in terms of speed and performance is verified.