scispace - formally typeset
S

Shoichi Hasegawa

Researcher at University of Tsukuba

Publications -  5
Citations -  233

Shoichi Hasegawa is an academic researcher from University of Tsukuba. The author has contributed to research in topics: Hypervisor & Virtual machine. The author has an hindex of 3, co-authored 5 publications receiving 218 citations.

Papers
More filters
Proceedings ArticleDOI

BitVisor: a thin hypervisor for enforcing i/o device security

TL;DR: A hypervisor architecture, called parapass-through, designed to minimize the code size of hypervisors by allowing most of the I/O access from the guest operating system (OS) to pass-through the hypervisor, while the minimum access necessary to implement security functionalities is completely mediated by thehypervisor.
Proceedings ArticleDOI

Introducing Role-Based Access Control to a Secure Virtual Machine Monitor: Security Policy Enforcement Mechanism for Distributed Computers

TL;DR: This paper especially introduces Role-based Access Control (RBAC) to the ID management framework in a secure VMM system and shows design and prototype implementation based on PKI-based ID card and proven open source VMM software, QEMU.
Proceedings ArticleDOI

A Two-Step Execution Mechanism for Thin Secure Hypervisors

TL;DR: The proposed two-step execution mechanism can reduce run-time codes of a hypervisor and is shown showing a design, a prototype implementation and measurement results of lines of code using BitVisor, a VMM-based TCB developed.
Patent

Information processing system, program for information processing system, and access control method for client device

TL;DR: In this paper, the authors propose a solution to provide a highly secure information processing system without complicating a virtual machine monitor by configuring the virtual machine Monitor VM to accept access from the guest operating system OS and capture only the access required for achieving a security function while allowing the access unnecessary for implementing the security function to the hardware HW.