scispace - formally typeset
S

Sung Hyun Jo

Researcher at University of Michigan

Publications -  82
Citations -  8649

Sung Hyun Jo is an academic researcher from University of Michigan. The author has contributed to research in topics: Resistive random-access memory & Electrode. The author has an hindex of 32, co-authored 80 publications receiving 7767 citations.

Papers
More filters
Journal ArticleDOI

Nanoscale Memristor Device as Synapse in Neuromorphic Systems

TL;DR: A nanoscale silicon-based memristor device is experimentally demonstrated and it is shown that a hybrid system composed of complementary metal-oxide semiconductor neurons and Memristor synapses can support important synaptic functions such as spike timing dependent plasticity.
Journal ArticleDOI

Short-term memory to long-term memory transition in a nanoscale memristor.

TL;DR: This study shows experimentally that the retention loss in a nanoscale memristor device bears striking resemblance to memory loss in biological systems and confirms that not only the shape or the total number of stimuli is influential, but also the time interval between stimulation pulses plays a crucial role in determining the effectiveness of the transition.
Journal ArticleDOI

High-density crossbar arrays based on a Si memristive system.

TL;DR: Large-scale (1 kb) high-density crossbar arrays using a Si-based memristive system with excellent reproducibility and reliability are demonstrated and facilitates further studies on hybrid nano/CMOS systems.
Journal ArticleDOI

CMOS compatible nanoscale nonvolatile resistance switching memory.

TL;DR: The results suggest that the CMOS compatible, nanoscale Si-based resistance switching devices may be well suited for ultrahigh-density memory applications.
Journal ArticleDOI

Programmable resistance switching in nanoscale two-terminal devices.

TL;DR: It is shown that in nanoscale two-terminal resistive switches the resistance switching can be dominated by the formation of a single conductive filament, making them well suited for memory or logic operations using conventional or emerging hybrid nano/CMOS architectures.