S
Sying-Jyan Wang
Researcher at National Chung Hsing University
Publications - 99
Citations - 1216
Sying-Jyan Wang is an academic researcher from National Chung Hsing University. The author has contributed to research in topics: Test compression & Automatic test pattern generation. The author has an hindex of 17, co-authored 87 publications receiving 1104 citations. Previous affiliations of Sying-Jyan Wang include Princeton University.
Papers
More filters
Journal ArticleDOI
Design and synthesis of self-checking VLSI circuits
Niraj K. Jha,Sying-Jyan Wang +1 more
TL;DR: Methods for the cost-effective design of combinational and sequential self-checking functional circuits and checkers are examined and the area overhead for all proposed design alternatives is studied in detail.
Journal ArticleDOI
DS-LFSR: a BIST TPG for low switching activity
TL;DR: A test pattern generator (TPG) for built-in self-test (BIST), which can reduce switching activity during test application, is proposed, which consists of two linear feedback shift registers (LFSRs), a slow LFSR and a normal-speed L FSR.
Journal ArticleDOI
Low-power parallel multiplier with column bypassing
TL;DR: A low-power parallel multiplier design, in which some columns in the multiplier array can be turned-off whenever their outputs are known, is proposed.
Journal ArticleDOI
Algorithm-based fault tolerance for FFT networks
Sying-Jyan Wang,Niraj K. Jha +1 more
TL;DR: It is shown that the new approach maintains the high throughput of previous schemes, yet needs lower hardware overhead and achieves higher fault converge than previous schemes by J.Y. Jou and D.I. Tao.
Proceedings ArticleDOI
Low power parallel multiplier with column bypassing
TL;DR: This paper presents a low power parallel multiplier design, in which some columns in the multiplier array can be turned-off whenever their outputs are known, and thus the switching power is saved.