T
Teruo Ishihara
Researcher at Fujitsu
Publications - 14
Citations - 126
Teruo Ishihara is an academic researcher from Fujitsu. The author has contributed to research in topics: Signal processing & Pipeline (computing). The author has an hindex of 5, co-authored 14 publications receiving 121 citations.
Papers
More filters
Patent
Reconfigurable circuit having a pipeline structure for carrying out time division multiple processing
TL;DR: The reconfigurable circuit of the present invention in which time division multiple processing is possible has a pipeline structure with the number of stages of an integral multiple of a given number, and comprises a plurality of processor elements having a processing unit whose configuration is variable according to first configuration data to be supplied as mentioned in this paper.
Patent
Signal processing circuit
Teruo Ishihara,輝雄 石原 +1 more
TL;DR: In this paper, a signal processing circuit capable of controlling a processing cycle and the velocity of an operating clock is proposed to achieve improvement in processing efficiency and the reduction of power consumption in signal processing based on one-instruction/one-cycle processing such as DSP.
Patent
Echo canceller system in an ATM network
TL;DR: In this paper, an echo cancellation system for a plurality of cells on a transmission line includes a plurality OF echo canceller units to which the cells applied to the echo cancelling system are allocated according to an applied order of the cells regardless of channels of the cell.
Patent
Reconfigurable circuit capable of time-division multiplexing
TL;DR: In this article, the authors propose a reconfigurable circuit capable of time-division multiplexing in which time losses due to configuration switching and the latency of data input/output are reduced.
Proceedings ArticleDOI
STRAIGHT: hazardless processor architecture without register renaming
Hidetsugu Irie,Toru Koizumi,Akifumi Fukuda,Seiya Akaki,Satoshi Nakae,Yutaro Bessho,Ryota Shioya,Takahiro Notsu,Katsuhiro Yoda,Teruo Ishihara,Shuichi Sakai +10 more
TL;DR: The revealed performance and efficiencies support that STRAIGHT is a novel viable alternative for designing general purpose OoO processors.