T
Thomas M. Conte
Researcher at Georgia Institute of Technology
Publications - 185
Citations - 4671
Thomas M. Conte is an academic researcher from Georgia Institute of Technology. The author has contributed to research in topics: Cache & Compiler. The author has an hindex of 34, co-authored 183 publications receiving 4528 citations. Previous affiliations of Thomas M. Conte include University of South Carolina & University of Illinois at Urbana–Champaign.
Papers
More filters
Journal ArticleDOI
A Benchmark Characterization of the EEMBC Benchmark Suite
TL;DR: This study explores the stress points of the EEMBC embedded benchmark suite using the benchmark characterization technique to understand how benchmarks stress the processors that they aim to test.
Patent
Robust multipath routing
TL;DR: In this article, a robust multipath routing method for communications over a wireless network is proposed, which comprises receiving a packet stream at a first node, identifying a subset of packets of the packet stream, determining a first route for transmitting packets of packets from the first node to a second node, wherein the first route is different than the second route.
Proceedings ArticleDOI
Reducing state loss for effective trace sampling of superscalar processors
TL;DR: A fast and accurate method for statistical trace sampling of superscalar processors is proposed, which will help improve the quality of processor performance analysis in the development stage of system design.
Journal ArticleDOI
Configurable string matching hardware for speeding up intrusion detection
TL;DR: A configurable string matching accelerator is developed with the focus on increasing throughput while maintaining the configurability provided by the software IDSs.
Proceedings ArticleDOI
Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures
TL;DR: In this article, a unified assignment and schedule (UAS) algorithm is proposed for clustered, statically-scheduled architectures, which merges the cluster assignment and instruction scheduling phases in a natural and straightforward fashion.