V
Vikas Mehrotra
Researcher at Cadence Design Systems
Publications - 6
Citations - 1384
Vikas Mehrotra is an academic researcher from Cadence Design Systems. The author has contributed to research in topics: Integrated circuit & Process variation. The author has an hindex of 5, co-authored 6 publications receiving 1383 citations.
Papers
More filters
Patent
Characterization adn reduction of variation for integrated circuits
TL;DR: In this paper, a method and system are described to reduce process variation as a result of the semiconductor processing of films in integrated circuit manufacturing processes, which use process variation and electrical impact to modify the design and manufacture of integrated circuits.
Patent
Dummy fill for integrated circuits
TL;DR: In this paper, a method and system are described to reduce process variation as a result of the electrochemical deposition (ECD), also referred to as electrochemical plating (ECP), and chemical mechanical polishing (CMP) processing of films in integrated circuit manufacturing processes.
Patent
Use of models in integrated circuit fabrication
TL;DR: In this article, a method and system are described to reduce process variation as a result of the electrochemical deposition (ECD), also referred to as electrochemical plating (ECP), and chemical mechanical polishing (CMP) processing of films in integrated circuit manufacturing processes.
Patent
Methods and systems for implementing dummy fill for integrated circuits
TL;DR: In this paper, a method and system are described to reduce process variation as a result of the electrochemical deposition (ECD), also referred to as electrochemical plating (ECP), and chemical mechanical polishing (CMP) processing of films in integrated circuit manufacturing processes.
Proceedings ArticleDOI
Hotspot detection and design recommendation using silicon calibrated CMP model
Colin Hui,Xian Bin Wang,Haigou Huang,Ushasree Katakamsetty,Laertis Economikos,Mohammed Fazil Fayaz,Stephen E. Greco,Xiang Hua,Subramanian Jayathi,Chi-Min Yuan,Song Li,Vikas Mehrotra,Kuang Han Chen,Tamba Gbondo-Tugbawa,Taber H. Smith +14 more
TL;DR: An accurate physics based CMP model is demonstrated and its application for CMP-related hotspot detection and the model has been calibrated against the silicon produced with the 45nm process from Common Platform, one of the earliest 45nm CMP models available today.